Patent US5943685A successfully refreshed from Google Patents.
US5943685A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of shared intervention via a single data provider among shared caches for SMP bus
Assignee: International Business Machines Corp
•
Filing: 1997-04-14
•
Granted: 1999-08-24
•
Expires: 2017-04-14
Abstract
Abstract A method of improving memory latency associated with a read-type operation in a multiprocessor computer system is disclosed. A requesting processing unit issues a message to an interconnect of the computer system indicating that the requesting processing unit desires to read a value from an address of a memory device of the computer system, and each cache snoops the interconnect to detect the message. Each cache thereafter transmits a response to the message, the response selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, or an alternative response, wherein the invalid response indicates that a cache does not contain any value corresponding to the address of the memory device, the modified intervention response indicates that a cache contains and can source a modified value corresponding to the address of the memory device, and the shared intervention response indicates that a cache contains and can source an unmodified value corresponding to the address of the memory device. A priority can be associated with each response from each cache, and the responses detected by system logic, the system logic forwarding a selected one of the responses to the requesting processing unit based on the highest priority response. Since the cache latency can be much less than the memory latency, the read performance can be substantially improved with this new protocol.
Inventors
- 👤 Ravi Kumar Arimilli
- 👤 John Steven Dodson
- 👤 John Michael Kaiser
- 👤 Jerry Don Lewis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:28
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0806; G06F12/0815; G06F12/0831
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
208 words
A method of improving memory latency associated with a read-type operation in a multiprocessor computer system having a plurality of processing units, each processing unit further having an associated cache, the method comprising the steps of: loading a value from an address of a memory device of the computer system into a plurality of caches; a requesting processing unit issuing a message to an interconnect of the computer system, indicating that the requesting processing unit desires to read the value from the address of the memory device; each cache snooping the interconnect to detect the message; and each cache transmitting a response to the message, the response selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, and an alternative response, wherein the invalid response indicates that a cache does not contain any value corresponding to the address of the memory device, the modified intervention response indicates that a cache contains and can source a modified value corresponding to the address of the memory device, and the shared intervention response indicates that a cache contains and can source an unmodified value corresponding to the address of the memory device, and is transmitted from only one of the caches having the value.
Claim 2
Independent Claim
208 words
A method of improving memory latency associated with a read-type operation in a multiprocessor computer system having a plurality of processing units, each processing unit further having an associated cache, the method comprising the steps of: loading a value from an address of a memory device of the computer system into a plurality of caches; a requesting processing unit issuing a message to an interconnect of the computer system, indicating that the requesting processing unit desires to read the value from the address of the memory device; each cache snooping the interconnect to detect the message; and each cache transmitting a response to the message, the response selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, and an alternative response, wherein the invalid response indicates that a cache does not contain any value corresponding to the address of the memory device, the modified intervention response indicates that a cache contains and can source a modified value corresponding to the address of the memory device, and the shared intervention response indicates that a cache contains and can source an unmodified value corresponding to the address of the memory device, and is transmitted from only one of the caches having the value.
Claim 3
Dependent Claim
34 words
The method of claim 1 wherein the alternative response is a shared response indicating that a cache contains an unmodified value corresponding to the address of the memory device which will not be sourced.
Claim 4
Dependent Claim
25 words
The method of claim 1 wherein the alternative response is a retry response indicating that a cache desires the requesting processor to re-issue the message.
Claim 5
Dependent Claim
19 words
The method of claim 1 further comprising the step of associating a priority with each response from each cache.
Claim 6
Dependent Claim
35 words
The method of claim 1 wherein the responses are detected by system logic and further comprising the step of forwarding a selected one of the responses from the system logic to the requesting processing unit.
Claim 7
Dependent Claim
29 words
The method of claim 1 wherein the one cache which transmits the shared intervention response is arbitrarily selected from the plurality of caches in which the value was loaded.
Claim 8
Dependent Claim
44 words
The method of claim 1 wherein the one cache which transmits the shared intervention response is selected from the plurality of caches in which the value was loaded based on the one cache containing a copy of the value that was most recently read.
Claim 9
Dependent Claim
62 words
The method of claim 1 wherein the alternative response is a shared response indicating that a cache contains an unmodified value corresponding to the address of the memory device which will not be sourced, and the shared response is transmitted from all of the caches in which the value was loaded except for the one cache which transmits the shared intervention response.
Claim 10
Dependent Claim
187 words
A computer system comprising: a memory device; an interconnect connected to said memory device; a plurality of processing units connected to said interconnect, each processing unit having a cache for storing values from said memory device, each of said caches further having means for transmitting a response to a message issued by a requesting processing unit indicating that said requesting processing unit desires to read a value from an address of said memory device, said memory device detecting said response, and said response being selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, and an alternative response, wherein said invalid response indicates that a cache does not contain any value corresponding to said address, said modified intervention response indicates that a cache contains and can source a modified value corresponding to said address, and said shared intervention response indicates that a cache contains and can source an unmodified value corresponding to said address; and means for informing said memory device that the value is to be sourced by one of said caches if said shared intervention response is transmitted.
Claim 11
Dependent Claim
187 words
A computer system comprising: a memory device; an interconnect connected to said memory device; a plurality of processing units connected to said interconnect, each processing unit having a cache for storing values from said memory device, each of said caches further having means for transmitting a response to a message issued by a requesting processing unit indicating that said requesting processing unit desires to read a value from an address of said memory device, said memory device detecting said response, and said response being selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, and an alternative response, wherein said invalid response indicates that a cache does not contain any value corresponding to said address, said modified intervention response indicates that a cache contains and can source a modified value corresponding to said address, and said shared intervention response indicates that a cache contains and can source an unmodified value corresponding to said address; and means for informing said memory device that the value is to be sourced by one of said caches if said shared intervention response is transmitted.
Claim 12
Dependent Claim
41 words
The computer system of claim 9 further comprising a system control point unit connected to said interconnect, said system control point unit having means for detecting said responses and forwarding a selected one of said responses to said requesting processing unit.
Claim 13
Dependent Claim
31 words
The computer system of claim 9 wherein said alternative response is a shared response indicating that a cache contains an unmodified value corresponding to said address which will not be sourced.
Claim 14
Dependent Claim
26 words
The computer system of claim 9 wherein said alternative response is a retry response indicating that a cache desires said requesting processor to re-issue said message.
Claim 15
Dependent Claim
19 words
The computer system of claim 9 further comprising means for determining a priority associated with each of said responses.
Claim 16
Independent Claim
208 words
A method of improving memory latency associated with a read-type operation in a multiprocessor computer system having a plurality of processing units, each processing unit further having an associated cache, the method comprising the steps of: a requesting processing unit issuing a message to an interconnect of the computer system, indicating that the requesting processing unit desires to read a value from an address of a memory device of the computer system; each cache snooping the interconnect to detect the message; and each cache transmitting a response to the message, the response selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, a shared response, and an alternative response, wherein the invalid response indicates that a cache does not contain any value corresponding to the address of the memory device, the modified intervention response indicates that a cache contains and can source a modified value corresponding to the address of the memory device, the shared intervention response indicates that a cache contains and can source an unmodified value corresponding to the address of the memory device, and the shared response indicates that a cache contains an unmodified value corresponding to the address of the memory device which will not be sourced.
Claim 17
Independent Claim
208 words
A method of improving memory latency associated with a read-type operation in a multiprocessor computer system having a plurality of processing units, each processing unit further having an associated cache, the method comprising the steps of: a requesting processing unit issuing a message to an interconnect of the computer system, indicating that the requesting processing unit desires to read a value from an address of a memory device of the computer system; each cache snooping the interconnect to detect the message; and each cache transmitting a response to the message, the response selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, a shared response, and an alternative response, wherein the invalid response indicates that a cache does not contain any value corresponding to the address of the memory device, the modified intervention response indicates that a cache contains and can source a modified value corresponding to the address of the memory device, the shared intervention response indicates that a cache contains and can source an unmodified value corresponding to the address of the memory device, and the shared response indicates that a cache contains an unmodified value corresponding to the address of the memory device which will not be sourced.
Claim 18
Dependent Claim
177 words
A computer system comprising: a memory device; an interconnect connected to said memory device; and a plurality of processing units connected to said interconnect, each processing unit having a cache for storing values from said memory device, each of said caches further having means for transmitting a response to a message issued by a requesting processing unit indicating that said requesting processing unit desires to read a value from an address of said memory device, said response being selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, a shared response, and an alternative response, wherein said invalid response indicates that a cache does not contain any value corresponding to said address, said modified intervention response indicates that a cache contains and can source a modified value corresponding to said address, said shared intervention response indicates that a cache contains and can source an unmodified value corresponding to said address, and said shared response indicate value cache contains an unmodified value corresponding to said address which will not be sourced.
Claim 19
Dependent Claim
177 words
A computer system comprising: a memory device; an interconnect connected to said memory device; and a plurality of processing units connected to said interconnect, each processing unit having a cache for storing values from said memory device, each of said caches further having means for transmitting a response to a message issued by a requesting processing unit indicating that said requesting processing unit desires to read a value from an address of said memory device, said response being selected from the group consisting of an invalid response, a modified intervention response, a shared intervention response, a shared response, and an alternative response, wherein said invalid response indicates that a cache does not contain any value corresponding to said address, said modified intervention response indicates that a cache contains and can source a modified value corresponding to said address, said shared intervention response indicates that a cache contains and can source an unmodified value corresponding to said address, and said shared response indicate value cache contains an unmodified value corresponding to said address which will not be sourced.
References Cited (Backward Citations)
US5317716A
Cited
US5297269A
Cited
US5210845A
Cited
US5404489A
Cited
US5319766A
Cited
US5553266A
Cited
US5555382A
Cited
US5528764A
Cited
US5671391A
Cited
US5559987A
Cited
US5659708A
Cited
US5623632A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-08-23 | 2003-02-22 | 2003-08-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-08-23 | 2007-02-22 | 2007-08-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-08-23 | 2011-02-22 | 2011-08-24 | $7700.00 | Window Closed / Lapsed |