Patent US4159615A successfully refreshed from Google Patents.
Patent US5929480A successfully refreshed from Google Patents.
US5929480A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memory device having first and second floating gates
Assignee: Renesas Electronics Corp
•
Filing: 1996-12-17
•
Granted: 1999-07-27
•
Expires: 2016-12-17
Abstract
Abstract A nonvolatile semiconductor memory is composed of a number of multi-bit memory cells, each including a first floating gate and a second floating gate formed, side by side, and insulated from each other, on a first gate insulator film formed on a channel region defined between a source region and a drain region, a second gate insulator film formed to cover a surface of each of the floating gates, and a control gate formed on the second gate insulator film. The first floating gate is positioned above a source side of the channel region, and the second floating gate is postioned above a drain side of the channel region. At least the first floating gate is formed of a side wall polysilicon having a gate length remarkably smaller than that of the second floating gate or the control gate. Accordingly, the resulting channel length of the memory cell is remarkably reduced, with the result that the occupying area of each memory cell and the occupying area of a necessary peripheral circuit can be reduced.
Inventors
- 👤 Yosiaki Hisamune
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:22
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30; G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0441; G11C16/0458; G11C16/0466; G11C16/0475; H10B69/00; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D30/60; H10D30/68; H10D30/687; G11C2211/00; G11C2211/56; G11C2211/561; G11C2211/5612
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
289 words
A nonvolatile semiconductor memory composed of a number of memory cells, each of which is constituted of a transistor comprising: a semiconductor substrate having a principal surface of a first conductivity type; a source region and a drain region formed in said principal surface of said semiconductor substrate, said source region and said drain region being of a second conductivity type opposite to said first conductivity type; a channel region defined in said principal surface of said semiconductor substrate between said source region and said drain region; a first gate insulator film formed on said channel region; a first floating gate formed on said first gate insulator film above a source side portion of said channel region; a second floating gate formed on said first gate insulator film above a drain side portion of said channel region, said second floating gate being electrically insulated from said first floating gate; a second gate insulator film formed on a surface of each of said first floating gate and said second floating gate; a control gate formed on said second gate insulator film and above both said first and second floating gates with said second gate insulator film being interposed between said control gate and each of said first floating gate and said second floating gate; wherein said first floating gate and said second floating gate are arranged in series in a layout pattern between said source region and said drain region , and said first floating gate and said second floating gate can be programmed to store a charge independently from one another!; and a gate length of said first floating gate is shorter than a gate length of said second floating gate or a gate length of said control gate.
Claim 2
Dependent Claim
289 words
A nonvolatile semiconductor memory composed of a number of memory cells, each of which is constituted of a transistor comprising: a semiconductor substrate having a principal surface of a first conductivity type; a source region and a drain region formed in said principal surface of said semiconductor substrate, said source region and said drain region being of a second conductivity type opposite to said first conductivity type; a channel region defined in said principal surface of said semiconductor substrate between said source region and said drain region; a first gate insulator film formed on said channel region; a first floating gate formed on said first gate insulator film above a source side portion of said channel region; a second floating gate formed on said first gate insulator film above a drain side portion of said channel region, said second floating gate being electrically insulated from said first floating gate; a second gate insulator film formed on a surface of each of said first floating gate and said second floating gate; a control gate formed on said second gate insulator film and above both said first and second floating gates with said second gate insulator film being interposed between said control gate and each of said first floating gate and said second floating gate; wherein said first floating gate and said second floating gate are arranged in series in a layout pattern between said source region and said drain region , and said first floating gate and said second floating gate can be programmed to store a charge independently from one another!; and a gate length of said first floating gate is shorter than a gate length of said second floating gate or a gate length of said control gate.
Claim 3
Dependent Claim
21 words
A nonvolatile semiconductor memory claimed in claim 1 wherein said principal surface of said semiconductor substrate is of a P type.
Claim 4
Dependent Claim
20 words
A nonvolatile semiconductor memory claimed in claim 1 wherein said first floating gate is formed of a side wall polysilicon.
Claim 5
Dependent Claim
69 words
A nonvolatile semiconductor memory claimed in claim 1 wherein a third gate insulator film is formed on a source-side side wall of said second floating gate, and said first floating gate is constituted of a side wall polysilicon formed on said third gate insulator film formed on said source-side side wall of said second floating gate to have the gate length shorter than that of said second floating gate.
Claim 6
Dependent Claim
390 words
A nonvolatile semiconductor memory composed of a number of memory cells, each of which is constituted of a transistor comprising: a semiconductor substrate having a principal surface of a first conductivity type; a source region and a drain region formed in said principal surface of said semiconductor substrate, said source region and said drain region being of a second conductivity type opposite to said first conductivity type; a channel region defined in said principal surface of said semiconductor substrate between said source region and said drain region; a first gate insulator film formed on said channel region; a first floating gate formed on said first gate insulator film above a source side portion of said channel region; a second floating gate formed on said first gate insulator film above a drain side portion of said channel region, said second floating gate being electrically insulated from said first floating gate; a second gate insulator film formed on a surface of each of said first floating gate and said second floating gate; and a control gate formed on said second gate insulator film with said second gate insulator film being sandwiched between said control gate and each of said first floating gate and said second floating gate; and further, wherein said control gate is formed on a gate insulator film formed on a center portion of said channel region, and said second gate insulator is formed on each of a pair of opposite side walls of said control gate, and said first floating gate is formed of a side wall polysilicon formed on said second gate insulator formed a source-side side wall of said opposite side walls of said control gate, and said second floating gate is formed of a side wall polysilicon formed on said second gate insulator formed a drain-side side wall of said opposite side walls of said control gate, so that the gate length of each of said first floating gate and said second floating gate is shorter than the gate length of said control gate, said first floating gate and said second floating gate being arranged in series in a layout pattern between said source region and said drain region, a gate length of said first floating gate being shorter than a gate length of said second floating gate or a gate length of said control gate.
Claim 7
Dependent Claim
390 words
A nonvolatile semiconductor memory composed of a number of memory cells, each of which is constituted of a transistor comprising: a semiconductor substrate having a principal surface of a first conductivity type; a source region and a drain region formed in said principal surface of said semiconductor substrate, said source region and said drain region being of a second conductivity type opposite to said first conductivity type; a channel region defined in said principal surface of said semiconductor substrate between said source region and said drain region; a first gate insulator film formed on said channel region; a first floating gate formed on said first gate insulator film above a source side portion of said channel region; a second floating gate formed on said first gate insulator film above a drain side portion of said channel region, said second floating gate being electrically insulated from said first floating gate; a second gate insulator film formed on a surface of each of said first floating gate and said second floating gate; and a control gate formed on said second gate insulator film with said second gate insulator film being sandwiched between said control gate and each of said first floating gate and said second floating gate; and further, wherein said control gate is formed on a gate insulator film formed on a center portion of said channel region, and said second gate insulator is formed on each of a pair of opposite side walls of said control gate, and said first floating gate is formed of a side wall polysilicon formed on said second gate insulator formed a source-side side wall of said opposite side walls of said control gate, and said second floating gate is formed of a side wall polysilicon formed on said second gate insulator formed a drain-side side wall of said opposite side walls of said control gate, so that the gate length of each of said first floating gate and said second floating gate is shorter than the gate length of said control gate, said first floating gate and said second floating gate being arranged in series in a layout pattern between said source region and said drain region, a gate length of said first floating gate being shorter than a gate length of said second floating gate or a gate length of said control gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-26 | 2003-01-25 | 2003-07-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-26 | 2007-01-25 | 2007-07-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-26 | 2011-01-25 | 2011-07-27 | $7700.00 | Window Closed / Lapsed |