← Back to Patent Explorer
US5928310A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital device control method and system via linear function generator implementation using adder for intercept

Assignee: Unisys Corp
•
Filing: 1997-08-28
•
Granted: 1999-07-27
•
Expires: 2017-08-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system and method in a digital network for developing a digital output control signal Y which is of greater range and sensitivity than an input digital difference signal X wherein Y has a linear functional relationship to X according to a slope parameter "b". A method is developed for implementing the network with Field Programmable Gate Arrays (FPGAs) to develop the output control signal Y equal to a+bX on an expanded digital bus, where "a" is the intercept value of Y when X=0.

Inventors

  • 👤 Bruce Ernest Whittaker

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:56
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/544; G06F7/5443; G05; G05B; G05B2219/00; G05B2219/20; G05B2219/21; G05B2219/21109; G05B2219/30; G05B2219/42; G05B2219/42002

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 166 words
A method for establishing a digital output control signal Y for a target digital device with use of a programmable functional relationship generator, wherein a programming parameter "b" represents the mathematical slope relationship between a digital difference-signal X and a digital output control signal Y, where Y is in a linear functional relationship with X and wherein an intercept parameter "a" represents the digital value of Y when X is zero, comprising the steps of: (a) generating a first input digital signal A for establishing a setting-parameter for said target device; (b) subtracting a digital feedback signal (C), received from said target device, from said first input digital signal A to form a digital-difference signal X; (c) processing said digital-difference signal X via said programmable functional relationship generator; (d) digitally multiplying said digital-difference signal X by a programmable slope-parameter "b" to develop a digital product bX; (e) adding a digital intercept parameter "a" to said digital product bX to generate said output digital control signal Y.
Claim 2
Independent Claim 166 words
A method for establishing a digital output control signal Y for a target digital device with use of a programmable functional relationship generator, wherein a programming parameter "b" represents the mathematical slope relationship between a digital difference-signal X and a digital output control signal Y, where Y is in a linear functional relationship with X and wherein an intercept parameter "a" represents the digital value of Y when X is zero, comprising the steps of: (a) generating a first input digital signal A for establishing a setting-parameter for said target device; (b) subtracting a digital feedback signal (C), received from said target device, from said first input digital signal A to form a digital-difference signal X; (c) processing said digital-difference signal X via said programmable functional relationship generator; (d) digitally multiplying said digital-difference signal X by a programmable slope-parameter "b" to develop a digital product bX; (e) adding a digital intercept parameter "a" to said digital product bX to generate said output digital control signal Y.
Claim 3
Dependent Claim 34 words
The method of claim 1 which includes the step of: (f) amplifying and adapting said digital output control signal Y with a driver unit to feed digital control signals to said target digital device.
Claim 4
Independent Claim 127 words
A method implemented with a linear function generator utilizing available gates in PALs and FPGAS, for efficiently developing a digital output control signal Y to a target digital device comprising the steps of: (a) digitally reducing the value of an input-setting digital signal A by digitally subtracting the value of a digital feedback signal C, from said target device, to generate a digital difference-signal X; (b) digitally multiplying the digital signal X by a digital slope parameter value "b" which establishes a programmable linear relationship between Y and X, thus to develop a digital value of bX; (e) digitally adding to bX, a digital parameter "a" which indicates the digital value of Y when the value of X-0, thus to generate an output digital control signal Y-a+bX.
Claim 5
Independent Claim 127 words
A method implemented with a linear function generator utilizing available gates in PALs and FPGAS, for efficiently developing a digital output control signal Y to a target digital device comprising the steps of: (a) digitally reducing the value of an input-setting digital signal A by digitally subtracting the value of a digital feedback signal C, from said target device, to generate a digital difference-signal X; (b) digitally multiplying the digital signal X by a digital slope parameter value "b" which establishes a programmable linear relationship between Y and X, thus to develop a digital value of bX; (e) digitally adding to bX, a digital parameter "a" which indicates the digital value of Y when the value of X-0, thus to generate an output digital control signal Y-a+bX.
Claim 6
Dependent Claim 22 words
The method of claim 3 which includes: (d) transferring said digital control signal Y, via a device driver, to said target device.
Claim 7
Independent Claim 205 words
A system for digitally enabling the implementation in FPGAS of digital control signals for a target digital device in a network where an N bit difference signal X is in a linear functional relationship to an expanded bit output control signal Y, having a greater number of bits than signal X, said system comprising: (a) means to generate a desired input setting digital signal A for regulating and controlling said target device in a network where an N bit difference digital signal X is in a linear functional relationship to an expanded bit output digital control signal Y, having a greater number of bits than signal X; (b) digital feedback signal C means from said target device, for comparison with said digital signal A, which indicates any deviation from said desired input digital setting signal A; (c) means to digitally develop a digital difference signal X to indicate the deviation of C from A; (d) digital means to generate a digital output control signal Y which executes the linear function Y=a+bX where "a" is the digital parametric intercept value of Y when X is zero and "b" is a programmable digital parametric value which indicates how the Y value changes with the value of X.
Claim 8
Independent Claim 205 words
A system for digitally enabling the implementation in FPGAS of digital control signals for a target digital device in a network where an N bit difference signal X is in a linear functional relationship to an expanded bit output control signal Y, having a greater number of bits than signal X, said system comprising: (a) means to generate a desired input setting digital signal A for regulating and controlling said target device in a network where an N bit difference digital signal X is in a linear functional relationship to an expanded bit output digital control signal Y, having a greater number of bits than signal X; (b) digital feedback signal C means from said target device, for comparison with said digital signal A, which indicates any deviation from said desired input digital setting signal A; (c) means to digitally develop a digital difference signal X to indicate the deviation of C from A; (d) digital means to generate a digital output control signal Y which executes the linear function Y=a+bX where "a" is the digital parametric intercept value of Y when X is zero and "b" is a programmable digital parametric value which indicates how the Y value changes with the value of X.
Claim 9
Dependent Claim 98 words
The system of claim 5, wherein said digital signal A and said digital signal C and said intercept value "a" each constitute N parallel bits; and wherein said difference digital signal X constitutes (N+q) parallel bits where q represents a digital offset value corresponding to a specific digital parameter slope value "b"; and wherein said slope value "b" constitutes a k-bit digital signal where k is less than N; and wherein said digital control signal Y constitutes (N+q+s) parallel bits where s represents a digital offset value corresponding to a specific slope value of said k-bit signal "b".
Claim 10
Dependent Claim 39 words
The method of claim 5 wherein step (d) includes the step of: (d1) adjusting the value of the slope-parameter "b" to amplify or de-amplify the effect of said digital difference signal X on the output digital control signal Y.
Claim 11
Independent Claim 192 words
A method utilizing a linear function generator which implements in Field Programmable Gate Arrays the linear function Y=a+bX wherein said linear function generator has an input x which represents the digital difference value between a feedback signal from the target device and a setting parameter A and where "a" represents the original value of said linear function and "b" represents the programmable slope or rate value of the function while Y represents the output control signal to be imposed upon the target device under control, said method comprising the steps of: (a) retrieving feedback signals from said targeted device which represent a present time operating condition of that target device; (b) setting a desired parameter value A from which said feedback signal C is subtracted in order to provide a difference value generated as signal X; (c) utilizing functional relationship generator means for taking said signal X and multiplying it by a programmable slope rate "b" plus adding the intercept "a" in order to satisfy the equation Y=a+bX; (d) transmitting said control output value Y to said target device in order to bring about a desired operating relationship in said target device.
Claim 12
Independent Claim 192 words
A method utilizing a linear function generator which implements in Field Programmable Gate Arrays the linear function Y=a+bX wherein said linear function generator has an input x which represents the digital difference value between a feedback signal from the target device and a setting parameter A and where "a" represents the original value of said linear function and "b" represents the programmable slope or rate value of the function while Y represents the output control signal to be imposed upon the target device under control, said method comprising the steps of: (a) retrieving feedback signals from said targeted device which represent a present time operating condition of that target device; (b) setting a desired parameter value A from which said feedback signal C is subtracted in order to provide a difference value generated as signal X; (c) utilizing functional relationship generator means for taking said signal X and multiplying it by a programmable slope rate "b" plus adding the intercept "a" in order to satisfy the equation Y=a+bX; (d) transmitting said control output value Y to said target device in order to bring about a desired operating relationship in said target device.

References Cited (Backward Citations)

US4052598A Cited
US4639854A Cited
US4953076A Cited
US5589749A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-07-26 2003-01-25 2003-07-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-07-26 2007-01-25 2007-07-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-07-26 2011-01-25 2011-07-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag