US5926715A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming lightly-doped drain by automatic PSG doping
Assignee: Promos Technologies Inc
•
Filing: 1997-06-04
•
Granted: 1999-07-20
•
Expires: 2017-06-04
Abstract
Abstract A method of forming a LDD fabrication by automatic phosphoric silicate glass (PSG) doping is disclosed herein. A phosphoric silicate glass serves as a diffusion source. The phosphorous ions of phosphoric silicate glass can be driven into a substrate to form a lightly-doped drain (LDD)by a high temperature during a thermal annealing process. The diffusion method can prevent from the damage in the substrate and the increasing of leakage current. Additionally, a thermal oxide layer is formed on the gate electrode and the surface of the substrate by the thermal oxidation process. The thermal oxide layer can prevent ions from sequentially diffusing into the substrate during the subsequent thermal treatment process. Therefore, the present invention can effectively control the impurity concentration of the lightly-doped drain (LDD) to prevent from the impurity concentration of the LDD over high.
Inventors
- 👤 Der-Tsyr Fan
- 👤 Liang-Choo Hsia
- 👤 Jr-Min Tsaur
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 07:30
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/17; H10P32/171
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
159 words
A method of forming a lightly-doped drain on a semiconductor substrate, said method comprising the sequential steps of: forming a gate oxide layer on said substrate; forming a polysilicon layer on said gate oxide layer; forming a photoresist layer on said polysilicon layer to define a gate electrode region; etching a portion of said polysilicon layer using said photoresist as an etching mask to form a gate electrode; removing said photoresist layer; forming a phosphoric silicate glass layer on said gate electrode and said substrate; performing an annealing process to form a lightly-doped source region and a lightly-doped drain region; performing a thermal oxidation process to form a thermal oxide layer on said substrate and said gate electrode; anisotropic etching said phosphoric silicate glass layer to form sidewall spacers on the sidewalls of said gate electrode; and forming a heavily-doped source region and a heavily-doped drain by using said sidewall spacers and said gate electrode as the shielding mask.
Claim 2
Independent Claim
159 words
A method of forming a lightly-doped drain on a semiconductor substrate, said method comprising the sequential steps of: forming a gate oxide layer on said substrate; forming a polysilicon layer on said gate oxide layer; forming a photoresist layer on said polysilicon layer to define a gate electrode region; etching a portion of said polysilicon layer using said photoresist as an etching mask to form a gate electrode; removing said photoresist layer; forming a phosphoric silicate glass layer on said gate electrode and said substrate; performing an annealing process to form a lightly-doped source region and a lightly-doped drain region; performing a thermal oxidation process to form a thermal oxide layer on said substrate and said gate electrode; anisotropic etching said phosphoric silicate glass layer to form sidewall spacers on the sidewalls of said gate electrode; and forming a heavily-doped source region and a heavily-doped drain by using said sidewall spacers and said gate electrode as the shielding mask.
Claim 3
Dependent Claim
25 words
The method of claim 1, wherein said gate oxide layer is formed to have a thickness in a range of about 40 to 200 angstroms.
Claim 4
Dependent Claim
22 words
The method of claim 1, wherein a thickness of said polysilicon layer is in a range of about 500 to 3000 angstroms.
Claim 5
Dependent Claim
28 words
The method of claim 1, wherein said phosphoric silicate glass layer is formed by a chemical vapor deposition to have a thickness of about 200 to 2000 angstroms.
Claim 6
Dependent Claim
31 words
The method of claim 1, wherein the impurity concentration of said lightly-doped source region and said lightly-doped drain region is about 10 17 atoms/cm 3 to 10 19 atoms/cm 3 .
Claim 7
Dependent Claim
62 words
The method of claim 1, wherein said thermal oxide layer is form by using a dry thermal oxidation process, the temperature of the oxidation being about 800 degrees Centigrade to 1100 degrees Centigrade and the time of the oxidation being about 30 seconds to 1 hour, said thermal oxide layer having a thickness in a range of about 100 to 200 angstroms.
Claim 8
Independent Claim
159 words
A method of forming a lightly-doped drain on a semiconductor substrate, said method comprising the sequential steps of: forming a gate oxide layer on said substrate; forming a polysilicon layer on said gate oxide layer; forming a photoresist layer on said polysilicon layer to define a gate electrode region; etching a portion of said polysilicon layer using said photoresist as an etching mask to form a gate electrode; removing said photoresist layer; forming a phosphoric silicate glass layer on said gate electrode and said substrate; performing an annealing process to form a lightly-doped source region and a lightly-doped drain region; anisotropic etching said phosphoric silicate glass layer to form sidewall spacers on the sidewalls of said gate electrode; performing a thermal oxidation process to form a thermal oxide layer on said substrate and said gate electrode; and forming a heavily-doped source region and a heavily-doped drain by using said sidewall spacers and said gate electrode as the shielding mask.
Claim 9
Independent Claim
159 words
A method of forming a lightly-doped drain on a semiconductor substrate, said method comprising the sequential steps of: forming a gate oxide layer on said substrate; forming a polysilicon layer on said gate oxide layer; forming a photoresist layer on said polysilicon layer to define a gate electrode region; etching a portion of said polysilicon layer using said photoresist as an etching mask to form a gate electrode; removing said photoresist layer; forming a phosphoric silicate glass layer on said gate electrode and said substrate; performing an annealing process to form a lightly-doped source region and a lightly-doped drain region; anisotropic etching said phosphoric silicate glass layer to form sidewall spacers on the sidewalls of said gate electrode; performing a thermal oxidation process to form a thermal oxide layer on said substrate and said gate electrode; and forming a heavily-doped source region and a heavily-doped drain by using said sidewall spacers and said gate electrode as the shielding mask.
Claim 10
Dependent Claim
25 words
The method of claim 7, wherein said gate oxide layer is formed to have a thickness in a range of about 40 to 200 angstroms.
Claim 11
Dependent Claim
22 words
The method of claim 7, wherein a thickness of said polysilicon layer is in a range of about 500 to 3000 angstroms.
Claim 12
Dependent Claim
28 words
The method of claim 7, wherein said phosphoric silicate glass layer is formed by a chemical vapor deposition to have a thickness of about 200 to 2000 angstroms.
Claim 13
Dependent Claim
31 words
The method of claim 7, wherein the impurity concentration of said lightly-doped source region and said lightly-doped drain region is about 10 17 atoms/cm 3 to 10 19 atoms/cm 3 .
Claim 14
Dependent Claim
62 words
The method of claim 7, wherein said thermal oxide layer is form by using a dry thermal oxidation process, the temperature of the oxidation being about 800 degrees Centigrade to 1100 degrees Centigrade and the time of the oxidation being about 30 seconds to 1 hour, said thermal oxide layer having a thickness in a range of about 100 to 200 angstroms.
Claim 15
Independent Claim
158 words
A method of forming a lightly-doped drain on a semiconductor substrate, said method comprising the sequential steps of: forming a gate oxide layer on said substrate; forming a polysilicon layer on said gate oxide layer; forming a photoresist layer on said polysilicon layer to define a gate electrode region; etching a portion of said polysilicon layer using said photoresist as an etching mask to form a gate electrode; removing said photoresist layer; forming a phosphoric silicate glass layer on said-gate electrode and said substrate; anisotropic etching said phosphoric silicate glass layer to form sidewall spacers on the sidewalls of said gate electrode; performing an annealing process to form a lightly-doped source region and a lightly-doped drain region; performing a thermal oxidation process to form a thermal oxide layer on said substrate and said gate electrode; and forming a heavily-doped source region and a heavily-doped drain by using said sidewall spacers and said gate electrode as the shielding mask.
Claim 16
Independent Claim
158 words
A method of forming a lightly-doped drain on a semiconductor substrate, said method comprising the sequential steps of: forming a gate oxide layer on said substrate; forming a polysilicon layer on said gate oxide layer; forming a photoresist layer on said polysilicon layer to define a gate electrode region; etching a portion of said polysilicon layer using said photoresist as an etching mask to form a gate electrode; removing said photoresist layer; forming a phosphoric silicate glass layer on said-gate electrode and said substrate; anisotropic etching said phosphoric silicate glass layer to form sidewall spacers on the sidewalls of said gate electrode; performing an annealing process to form a lightly-doped source region and a lightly-doped drain region; performing a thermal oxidation process to form a thermal oxide layer on said substrate and said gate electrode; and forming a heavily-doped source region and a heavily-doped drain by using said sidewall spacers and said gate electrode as the shielding mask.
Claim 17
Dependent Claim
25 words
The method of claim 13, wherein said gate oxide layer is formed to have a thickness in a range of about 40 to 200 angstroms.
Claim 18
Dependent Claim
22 words
The method of claim 13, wherein a thickness of said polysilicon layer is in a range of about 500 to 3000 angstroms.
Claim 19
Dependent Claim
28 words
The method of claim 13, wherein said phosphoric silicate glass layer is formed by a chemical vapor deposition to have a thickness of about 200 to 2000 angstroms.
Claim 20
Dependent Claim
31 words
The method of claim 13, wherein the impurity concentration of said lightly-doped source region and said lightly-doped drain region is about 10 17 atoms/cm 3 to 10 19 atoms/cm 3 .
Claim 21
Dependent Claim
62 words
The method of claim 13, wherein said thermal oxide layer is form by using a dry thermal oxidation process, the temperature of the oxidation being about 800 degrees Centigrade to 1100 degrees Centigrade and the time of the oxidation being about 30 seconds to 1 hour, said thermal oxide layer having a thickness in a range of about 100 to 200 angstroms.
References Cited (Backward Citations)
US5273934A
Cited
US5478776A
Cited
US5599734A
Cited
US5504024A
Cited
US5696016A
Cited
US5747378A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-19 | 2003-01-18 | 2003-07-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-19 | 2007-01-18 | 2007-07-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-19 | 2011-01-18 | 2011-07-20 | $7700.00 | Window Closed / Lapsed |