← Back to Patent Explorer
US5504024A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating MOS transistors

Assignee: United Microelectronics Corp
•
Filing: 1995-07-14
•
Granted: 1996-04-02
•
Expires: 2015-07-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a MOS transistor includes forming an oxide layer over a silicon substrate of a first conductivity type. A gate electrode is formed over the oxide layer. Ions of a second conductivity type are implanted into the silicon substrate to form lightly-doped source/drain regions. Impurity-containing spacers are formed on sidewalls of the oxide layer and the gate electrode. The spacers are thermally processed to drive impurities of a first conductivity type into the source/drain regions. Finally, ions of a second conductivity type are implanted into the substrate to form heavily-doped source/drain regions.

Inventors

  • 👤 Chen-Chung Hsu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 10:53
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/022; H10D30/0223; H10D30/0227; H10D30/0218; H10D30/60; H10D30/601; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/17; H10P32/171

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 124 words
A method for fabricating a MOS transistor on a silicon substrate of a first conductivity type, comprising the steps of: forming an oxide layer over said silicon substrate; forming a gate electrode over said oxide layer, said gate electrode and said oxide layer including sidewalls; forming lightly-doped source/drain regions of a second conductivity type in said silicon substrate using the gate electrode as a mask, forming spacers on said sidewalls of said oxide layer and said gate electrode; wherein said spacers contain impurities of said first conductivity type; thermally processing said spacers to drive impurities of said first conductivity type into said lightly-doped source/drain regions; and forming heavily-doped source/drain regions of said second conductivity type in said silicon substrate using the spacers as masks.
Claim 2
Independent Claim 124 words
A method for fabricating a MOS transistor on a silicon substrate of a first conductivity type, comprising the steps of: forming an oxide layer over said silicon substrate; forming a gate electrode over said oxide layer, said gate electrode and said oxide layer including sidewalls; forming lightly-doped source/drain regions of a second conductivity type in said silicon substrate using the gate electrode as a mask, forming spacers on said sidewalls of said oxide layer and said gate electrode; wherein said spacers contain impurities of said first conductivity type; thermally processing said spacers to drive impurities of said first conductivity type into said lightly-doped source/drain regions; and forming heavily-doped source/drain regions of said second conductivity type in said silicon substrate using the spacers as masks.
Claim 3
Dependent Claim 19 words
The method of claim 1, wherein said first conductivity type is P-type and said second conductivity type is N-type.
Claim 4
Dependent Claim 19 words
The method of claim 1, wherein said first conductivity type is N-type and said second conductivity type is P-type.
Claim 5
Dependent Claim 45 words
The method of claim 1, wherein said spacers are formed by the steps of: depositing a boron-silicate-glass layer to a thickness between about 1000 and 2500 Å; and etching said boron-silicate-glass layer to leave said spacers with a thickness between about 500 and 1500 Å.
Claim 6
Dependent Claim 23 words
The method of claim 4, wherein said boron-silicate-glass layer has a boron concentration between about 1×10 17 and 1×10 19 cm -3 .
Claim 7
Dependent Claim 50 words
The method of claim 5, wherein said thermally processing step includes the steps of performing the processing at a temperature between about 800° and 1500° C. for about 5 to 30 seconds; and thus driving the boron ions into said substrate to a depth of about 100 to 500 Å.
Claim 8
Dependent Claim 39 words
The method of claim 1, wherein said step of forming said oxide layer includes-the steps of: providing said oxide layer as a gate oxide, and depositing said oxide layer to have a thickness between about 50 and 200 Å.
Claim 9
Dependent Claim 35 words
The method of claim 1, wherein said step of forming said gate electrode includes forming said gate electrode so that it consists essentially of polysilicon, and has a thickness between about 1000 and 4000 Å.
Claim 10
Dependent Claim 28 words
The method of claim 1, wherein said step of forming said gate electrode includes forming said gate electrode so that it consists essentially of polysilicon and metal silicide.
Claim 11
Dependent Claim 33 words
The method of claim 9, wherein said step of forming said gate electrode includes forming said metal silicide as a layer of tungsten silicide with a thickness between about 1000 and 2000 Å.
Claim 12
Dependent Claim 48 words
The method of claim 1, wherein said step of forming said lightly-doped source/drain regions includes the steps of implanting phosphorous ions into said silicon substrate at an implanting energy between about 30 and 80 KeV and a dosage between about 1×10 13 and 1×10 14 cm -2 .
Claim 13
Dependent Claim 48 words
The method of claim 1, wherein said step of forming said heavily-doped source/drain regions includes the step of implanting arsenic ions into said silicon substrate at an implanting energy between about 50 and 100 KeV and a dosage between about 1×10 15 and 1×10 16 cm -2 .

References Cited (Backward Citations)

JPS6129176A Cited
US4697333A Cited
US5089435A Cited
US5179034A Cited
US5342797A Cited
US5170232A Cited
US5320974A Cited
JPH06188257A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-02 1999-10-02 2000-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-02 2003-10-02 2004-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-02 2007-10-02 2008-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag