US5909400A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Three device BICMOS gain cell
Assignee: International Business Machines Corp
•
Filing: 1997-08-22
•
Granted: 1999-06-01
•
Expires: 2017-08-22
Abstract
Abstract A nondestructive read, three device BICMOS gain cell for a DRAM memory having two FETs and one bipolar device. The gain cell has an improved access time (less latency), can operate for longer periods of time before a refresh operation is required, requires a smaller storage capacitance than a traditional DRAM cell, and can be produced commercially at lower costs than are presently available. In a preferred embodiment, the gain cell comprises an n channel metal oxide semiconductor field effect write transistor having its gate connected to a write word line WLw. Its drain is connected to a storage node Vs having a storage capacitance Cs associated therewith, and its source is connected to a write bit line BLw. An n channel metal oxide semiconductor field effect read transistor has its gate connected to the storage node Vs and its source connected to a read word line WLr. A PNP transistor has its base connected to the drain of the read transistor and its emitter connected to a read bit line BLr. A second embodiment is constructed with p channel FETs and an NPN transistor.
Inventors
- 👤 Claude Louis Bertin
- 👤 John Atkinson Fifield
- 👤 Russell J. Houghton
- 👤 Christopher P. Miller
- 👤 William R. Tonti
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:22
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; H; H10; H10B; H10B12/00; H10B12/10; G11C11/402; G11C11/403; G11C11/405
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
111 words
A gain cell for a dynamic random access memory comprising: a. a metal oxide semiconductor field effect write transistor having its gate connected to be driven by a write word line WLw, its drain connected to a storage node Vs having a storage capacitance Cs associated therewith, and its source connected to a write bit line BLw; b. a metal oxide semiconductor field effect read transistor having its gate connected to the storage node Vs, and its source connected to a read word line WLr; and c. a bipolar transistor having its base connected to the drain of the read transistor, and its emitter connected to a read bit line BLr.
Claim 2
Dependent Claim
111 words
A gain cell for a dynamic random access memory comprising: a. a metal oxide semiconductor field effect write transistor having its gate connected to be driven by a write word line WLw, its drain connected to a storage node Vs having a storage capacitance Cs associated therewith, and its source connected to a write bit line BLw; b. a metal oxide semiconductor field effect read transistor having its gate connected to the storage node Vs, and its source connected to a read word line WLr; and c. a bipolar transistor having its base connected to the drain of the read transistor, and its emitter connected to a read bit line BLr.
Claim 3
Dependent Claim
40 words
A gain cell for a dynamic random access memory as claimed in claim 1, wherein each of the write and read transistors comprises an n channel metal oxide semiconductor field effect transistor, and the bipolar transistor comprises a PNP transistor.
Claim 4
Dependent Claim
32 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein the storage capacitance is connected between the storage node Vs and a substrate of the gain cell.
Claim 5
Dependent Claim
30 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein the collector of the PNP transistor is formed by a substrate of the gain cell.
Claim 6
Dependent Claim
58 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein during a read operation, the previously precharged capacitive read bit line BLr is rapidly discharged through the series connected read transistor and PNP transistor, and rapid discharge of the read bit line BLr is possible because of the high gain of this combination.
Claim 7
Dependent Claim
37 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein the base of the PNP transistor is formed by an N- well which merges into an N+ drain of the read transistor.
Claim 8
Dependent Claim
40 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein the emitter of the PNP transistor is a standard P+ junction, the base is a standard N- well, and the collector is a P- substrate.
Claim 9
Dependent Claim
26 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein the emitter of the PNP transistor is a standard P+ junction.
Claim 10
Dependent Claim
29 words
A gain cell for a dynamic random access memory as claimed in claim 8, wherein the base is a standard N- well, and the collector is the P- substrate.
Claim 11
Dependent Claim
37 words
A gain cell for a dynamic random access memory as claimed in claim 8, wherein the base is a modified N- well used to separately tune the bipolar transistor gain, and the collector is the P- substrate.
Claim 12
Dependent Claim
28 words
A gain cell for a dynamic random access memory as claimed in claim 2, wherein the emitter of the PNP transistor is diffused from a P+ polysilicon stud.
Claim 13
Dependent Claim
37 words
A gain cell for a dynamic random access memory as claimed in claim 11, wherein the base is a modified N- well used to separately tune the bipolar transistor gain, and the collector is the P- substrate.
Claim 14
Dependent Claim
40 words
A gain cell for a dynamic random access memory as claimed in claim 1, wherein each of the write and read transistors comprises a p channel metal oxide semiconductor field effect transistor, and the bipolar transistor comprises an NPN transistor.
Claim 15
Dependent Claim
32 words
A gain cell for a dynamic random access memory as claimed in claim 13, wherein the storage capacitance is connected between the storage node Vs and a substrate of the gain cell.
Claim 16
Dependent Claim
30 words
A gain cell for a dynamic random access memory as claimed in claim 13, wherein the collector of the NPN transistor is formed by a substrate of the gain cell.
Claim 17
Dependent Claim
58 words
A gain cell for a dynamic random access memory as claimed in claim 13, wherein during a read operation, the previously uncharged capacitive read bit line BLr is rapidly charged through the series connected read transistor and NPN transistor, and rapid charge of the read bit line BLr is possible because of the high gain of this combination.
References Cited (Backward Citations)
US4090254A
Cited
US4276616A
Cited
US4677589A
Cited
US5027323A
Cited
US4933899A
Cited
US5038191A
Cited
US5060194A
Cited
US5757693A
Cited
US5761114A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-05-31 | 2002-11-30 | 2003-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-05-31 | 2006-11-30 | 2007-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-05-31 | 2010-11-30 | 2011-06-01 | $7700.00 | Window Closed / Lapsed |