← Back to Patent Explorer
US5909055A Expired / Lapsed US ⏱️ 0.0 years remaining

Chip package device mountable on a mother board in whichever of facedown and wire bonding manners

Assignee: NEC Corp
•
Filing: 1998-05-27
•
Granted: 1999-06-01
•
Expires: 2018-05-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A chip package device comprises on its outside surface a plurality of wire bonding electrodes adjacent a plurality of facedown electrodes. The chip package device comprises an IC chip having a plurality of chip electrodes on its face surface and a contact sheet having an inside surface on the face surface and comprising on the outside surface a plurality of conductor patterns which comprises portions extending through the contact sheet to the chip electrodes, respectively, and defines the facedown and the wire bonding electrodes. Such chip package devices can be mounted on a printed circuit board in whichever of a facedown and a wire bonding manner when primary and secondary pads are formed on the board for mechanical and electrical connection to the facedown electrodes, respectively, and for electric connection by bonding wires to the wire bonding electrodes, respectively.

Inventors

  • 👤 Koji Yamashita
  • 👤 Yasunori Tanaka
  • 👤 Eiji Hagimoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 08:29
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/30; H05K3/32; H05K3/328; H10; H10D; H10D62/00; H10D62/10; H10D62/117; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/65; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W90/00; H10W90/701; H05K1/00; H05K1/18; H05K1/181; H05K2203/00; H05K2203/04; H05K2203/049; H05K3/34; H05K3/341; H05K3/3431; H05K3/3436; H10W72/00; H10W72/01; H10W72/015; H10W72/01515; H10W72/071; H10W72/075; H10W72/20; H10W72/29; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/551; H10W72/552; H10W72/59; H10W72/90; H10W72/931; H10W72/932; H10W72/934; H10W72/951; H10W72/952; H10W90/721; H10W90/724; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 171 words
A multi-chip module comprising first and second chip package devices on a printed circuit board, each of said first and said second chip package devices having a chip surface and comprising on said chip surface a plurality of facedown electrodes and a plurality of wire bonding electrodes in one-to-one correspondence to said facedown electrodes, said printed circuit board comprising a plurality of primary pads at positions corresponding to said facedown electrodes of said first and second chip package devices and a plurality of secondary pads surrounding an area identical with the chip surface of each of said first and said second chip package devices, said first chip package device being mounted facedown on said printed circuit board with said facedown electrodes brought into mechanical and electrical contact with said primary pads, respectively, said second chip package device being mounted on said printed circuit board with said chip surface directed away from said printed circuit board and with said wire bonding electrodes electrically connected by bonding wires to said secondary pads, respectively.
Claim 2
Dependent Claim 171 words
A multi-chip module comprising first and second chip package devices on a printed circuit board, each of said first and said second chip package devices having a chip surface and comprising on said chip surface a plurality of facedown electrodes and a plurality of wire bonding electrodes in one-to-one correspondence to said facedown electrodes, said printed circuit board comprising a plurality of primary pads at positions corresponding to said facedown electrodes of said first and second chip package devices and a plurality of secondary pads surrounding an area identical with the chip surface of each of said first and said second chip package devices, said first chip package device being mounted facedown on said printed circuit board with said facedown electrodes brought into mechanical and electrical contact with said primary pads, respectively, said second chip package device being mounted on said printed circuit board with said chip surface directed away from said printed circuit board and with said wire bonding electrodes electrically connected by bonding wires to said secondary pads, respectively.
Claim 3
Dependent Claim 36 words
A multi-chip module as claimed in claim 1, wherein a resin mass is used to cover at least onto the wire bonding electrodes of said second chip package device, said bonding wires, and said secondary pads.
Claim 4
Dependent Claim 87 words
A multi-chip module as claimed in claim 1, each of said first and said second chip package devices having a back surface which is opposite to said chip surface and has an area substantially identical with said chip surface, wherein said printed circuit board comprises said primary pads and said secondary pads within and surrounding, respectively, each of first and second board areas which are equal to said chip and said back surfaces, respectively, and on which said first and said second chip packages are mounted, respectively.

References Cited (Backward Citations)

EP0081135A2 Cited
JPS625649A Cited
US4860087A Cited
JPH02288245A Cited
JPH0428260A Cited
US5703405A Cited
US5422514A Cited
JPH0864717A Cited
JPH08115935A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-05-31 2002-11-30 2003-06-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-05-31 2006-11-30 2007-06-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-05-31 2010-11-30 2011-06-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag