Patent US5907186A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5907186A Expired / Lapsed US ⏱️ 0.0 years remaining

Lead-on-clip lead frame and semiconductor package using the same

Assignee: SK Hynix Inc
•
Filing: 1997-05-27
•
Granted: 1999-05-25
•
Expires: 2017-05-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A lead-on-chip lead frame adapted to mount a chip divided into two independent circuit blocks thereon, the independent circuit blocks having pads arranged laterally and symmetrically with respect to a central portion of the chip, respectively. The lead-on-chip lead frame has a plurality of elongated common leads each adapted to wire-bond pads of each pad pair having the same function respectively arranged on the circuit blocks, each common lead extending laterally from the central portion of the chip in such a manner that it is lead out beyond a desired side edge of the chip. In this lead frame, the number of leads is reduced, thereby minimizing the size of the package.

Inventors

  • 👤 Sin Young Kang
  • 👤 Hong Seok Kim
  • 👤 Jung Tae Kwon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:14
CPC Classifications
H; H10; H10W; H10W74/00; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W72/00; H10W72/50; H10W72/59; H10W72/90; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 120 words
A lead-on-chip lead frame adapted to mount a chip divided into two independent circuit blocks thereon, the independent circuit blocks having lateral pairs of pads arranged symmetrically with respect to a central portion of the chip, respectively, comprising: a plurality of elongated common leads each adapted to wire-bond pads of each lateral pair of pads having the same function having a power line, a control signal line or an address signal respectively arranged on the circuit blocks across from one another, wherein adjacent common leads extend laterally in opposite directions and each common lead extending laterally from the central portion of the chip in such a manner that it is lead out beyond a desired side edge of the chip.
Claim 2
Dependent Claim 120 words
A lead-on-chip lead frame adapted to mount a chip divided into two independent circuit blocks thereon, the independent circuit blocks having lateral pairs of pads arranged symmetrically with respect to a central portion of the chip, respectively, comprising: a plurality of elongated common leads each adapted to wire-bond pads of each lateral pair of pads having the same function having a power line, a control signal line or an address signal respectively arranged on the circuit blocks across from one another, wherein adjacent common leads extend laterally in opposite directions and each common lead extending laterally from the central portion of the chip in such a manner that it is lead out beyond a desired side edge of the chip.
Claim 3
Dependent Claim 34 words
The lead-on-chip lead frame in accordance with claim 1, wherein pads of each pad pair wire-bonded to each common lead are coupled to a power line, a control signal line or an address signal.
Claim 4
Dependent Claim 28 words
The lead-on-chip lead frame in accordance with claim 1, further comprising: independent leads respectively wire-bonded to pads respectively arranged on the circuit blocks and coupled to input/output signals.
Claim 5
Dependent Claim 145 words
A semiconductor package including a chip divided into two independent circuit blocks and a lead-on-chip lead frame adapted to mount the chip thereon, the independent circuit blocks having lateral pairs of pads arranged symmetrically with respect to a central portion of the chip, respectively, comprising: a plurality of elongated common leads each adapted to wire-bond pads of each lateral pair of pads having the same function having a power line, a control signal line or an address signal respectively arranged on the circuit blocks across from one another, wherein adjacent common leads extend laterally in opposite direction and each common lead extending laterally from the central portion of the chip in such a manner that it is lead out beyond a desired side edge of the chip; and independent leads respectively wire-bonded to pads respectively arranged on the circuit blocks and coupled to input/output signals.
Claim 6
Dependent Claim 145 words
A semiconductor package including a chip divided into two independent circuit blocks and a lead-on-chip lead frame adapted to mount the chip thereon, the independent circuit blocks having lateral pairs of pads arranged symmetrically with respect to a central portion of the chip, respectively, comprising: a plurality of elongated common leads each adapted to wire-bond pads of each lateral pair of pads having the same function having a power line, a control signal line or an address signal respectively arranged on the circuit blocks across from one another, wherein adjacent common leads extend laterally in opposite direction and each common lead extending laterally from the central portion of the chip in such a manner that it is lead out beyond a desired side edge of the chip; and independent leads respectively wire-bonded to pads respectively arranged on the circuit blocks and coupled to input/output signals.

References Cited (Backward Citations)

US5514905A Cited
US5612569A Cited
US5585665A Cited
US5229329A Cited
US5250840A Cited
US5521426A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-05-24 2002-11-23 2003-05-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-05-24 2006-11-23 2007-05-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-05-24 2010-11-23 2011-05-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag