Patent US5905293A successfully refreshed from Google Patents.
US5905293A
Expired / Lapsed
US
⏱️ 0.0 years remaining
LDD spacers in MOS devices with double spacers
Assignee: Vanguard International Semiconductor Corp
•
Filing: 1998-04-06
•
Granted: 1999-05-18
•
Expires: 2018-04-06
Abstract
Abstract In MOSFET devices with a pair of gate conductor stacks formed of a gate oxide layer, a gate electrode layer and a dielectric cap layer, LDD regions are formed by ion implanting lightly doped regions in the surface of the substrate. The LDD regions are self-aligned with the gate conductor stacks. Then form first dielectric spacers of a first dielectric material on the sidewalls of the gate conductor stacks; and form second dielectric spacers of a second dielectric material on the sidewalls of the first dielectric spacers adjacent to the gate conductor stacks thereby forming double sidewall spacers. Form fully doped regions ion implanted into the surface of the substrate self-aligned with the double sidewall spacers. The fully doped regions are self-aligned with the first and second dielectric spacers formed on the gate conductor stacks. The device is covered with a blanket dielectric layer formed by LPCVD from a TEOS source. Above the new dielectric layer, a mask is formed with a contact opening therethrough over a contact region. Then etch away the second dielectric spacers below the contact opening to form self-aligned contact regions reaching down to the substrate between the first dielectric spacers.
Inventors
- 👤 Erik S. Jeng
- 👤 Ing-Ruey Liaw
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:33
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/01; H10D64/021; Y; Y10; Y10S; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
258 words
A semiconductor device on a doped silicon semiconductor substrate with a pair of gate conductor stacks formed thereon, said gate conductor stacks comprising a gate oxide layer, a gate electrode layer and a dielectric cap layer, and a contact opening formed over a contact region, said device comprising: lightly doped regions in the surface of said substrate, said lightly doped regions being self-aligned with said gate conductor stacks, first dielectric spacers of a first dielectric material are formed on the sidewalls of said gate conductor stacks, second dielectric spacers of a second dielectric material formed on the sidewalls of said first dielectric spacers adjacent to said gate conductor stacks, highly doped regions in the surface of said substrate, said highly doped regions being spaced a distance A away from said gate conductor stacks, where A=x+y, x . . . is the thickness of said first dielectric spacer, y . . . is the thickness of said second dielectric spacer, and said highly doped regions being self-aligned with said second dielectric spacers where they are formed on said first dielectric spacers adjacent to said gate conductor stacks, said contact opening formed over a contact region including said first spacers formed in said contact opening, while excluding said second dielectric spacers in said contact opening down to said substrate, whereby said highly doped region in said contact opening is narrower than the spacing between said first dielectric spacers, and is equal to the spacing which would exist between second dielectric spacers if they were present between said first dielectric spacers.
Claim 2
Dependent Claim
258 words
A semiconductor device on a doped silicon semiconductor substrate with a pair of gate conductor stacks formed thereon, said gate conductor stacks comprising a gate oxide layer, a gate electrode layer and a dielectric cap layer, and a contact opening formed over a contact region, said device comprising: lightly doped regions in the surface of said substrate, said lightly doped regions being self-aligned with said gate conductor stacks, first dielectric spacers of a first dielectric material are formed on the sidewalls of said gate conductor stacks, second dielectric spacers of a second dielectric material formed on the sidewalls of said first dielectric spacers adjacent to said gate conductor stacks, highly doped regions in the surface of said substrate, said highly doped regions being spaced a distance A away from said gate conductor stacks, where A=x+y, x . . . is the thickness of said first dielectric spacer, y . . . is the thickness of said second dielectric spacer, and said highly doped regions being self-aligned with said second dielectric spacers where they are formed on said first dielectric spacers adjacent to said gate conductor stacks, said contact opening formed over a contact region including said first spacers formed in said contact opening, while excluding said second dielectric spacers in said contact opening down to said substrate, whereby said highly doped region in said contact opening is narrower than the spacing between said first dielectric spacers, and is equal to the spacing which would exist between second dielectric spacers if they were present between said first dielectric spacers.
Claim 3
Dependent Claim
23 words
A device in accordance with claim 1 wherein said first dielectric spacers have a thickness from about 300 Å to about 700 Å.
Claim 4
Dependent Claim
23 words
A device in accordance with claim 2 wherein said second dielectric spacers have a thickness from about 200 Å to about 800 Å.
Claim 5
Dependent Claim
17 words
A device in accordance with claim 2 wherein said first dielectric spacers are composed of silicon nitride.
Claim 6
Dependent Claim
17 words
A device in accordance with claim 2 wherein said second dielectric spacers are composed of silicon oxide.
Claim 7
Dependent Claim
23 words
A device in accordance with claim 1 wherein said second dielectric spacers have a thickness from about 200 Å to about 800 Å.
Claim 8
Dependent Claim
17 words
A device in accordance with claim 6 wherein said first dielectric spacers are composed of silicon nitride.
Claim 9
Dependent Claim
17 words
A device in accordance with claim 6 wherein said second dielectric spacers are composed of silicon oxide.
Claim 10
Dependent Claim
17 words
A device in accordance with claim 1 wherein said first dielectric spacers are composed of silicon nitride.
Claim 11
Dependent Claim
17 words
A device in accordance with claim 1 wherein said second dielectric spacers are composed of silicon oxide.
Claim 12
Dependent Claim
58 words
A device in accordance with claim 1 wherein said dielectric cap layer is composed of silicon nitride, said first dielectric spacers are composed of silicon nitride with a thickness from about 300 Å to about 700 Å, and said second dielectric spacers are composed of silicon oxide with a thickness from about 200 Å to about 800 Å.
Claim 13
Dependent Claim
229 words
A semiconductor device on a doped silicon semiconductor substrate with a pair of gate conductor stacks formed thereon, said gate conductor stacks comprising a gate oxide layer, a gate electrode layer, a dielectric cap layer, and a contact opening, said device comprising: lightly doped regions in the surface of said substrate, said lightly doped regions being self-aligned with said gate conductor stacks, first dielectric spacers of a first dielectric material are formed on the sidewalls of said gate conductor stacks, second dielectric spacers of a second dielectric material are formed on the sidewalls of said first dielectric spacers adjacent to said gate conductor stacks, highly doped regions in the surface of said substrate, said highly doped regions being spaced a distance A away from said gate conductor stacks, where A=x+y, x . . . is the thickness of said first dielectric spacer, y . . . is the thickness of said second dielectric spacer, and said highly doped regions being self-aligned with said second dielectric spacers where they are formed on said first dielectric spacers adjacent to said gate conductor stacks, a blanket cap dielectric layer over said device including said spacers and said dielectric cap layer above said gate conductor stacks, and said contact opening extending through said blanket cap dielectric layer over a contact region excluding second dielectric spacers in said contact opening down to said substrate.
Claim 14
Dependent Claim
229 words
A semiconductor device on a doped silicon semiconductor substrate with a pair of gate conductor stacks formed thereon, said gate conductor stacks comprising a gate oxide layer, a gate electrode layer, a dielectric cap layer, and a contact opening, said device comprising: lightly doped regions in the surface of said substrate, said lightly doped regions being self-aligned with said gate conductor stacks, first dielectric spacers of a first dielectric material are formed on the sidewalls of said gate conductor stacks, second dielectric spacers of a second dielectric material are formed on the sidewalls of said first dielectric spacers adjacent to said gate conductor stacks, highly doped regions in the surface of said substrate, said highly doped regions being spaced a distance A away from said gate conductor stacks, where A=x+y, x . . . is the thickness of said first dielectric spacer, y . . . is the thickness of said second dielectric spacer, and said highly doped regions being self-aligned with said second dielectric spacers where they are formed on said first dielectric spacers adjacent to said gate conductor stacks, a blanket cap dielectric layer over said device including said spacers and said dielectric cap layer above said gate conductor stacks, and said contact opening extending through said blanket cap dielectric layer over a contact region excluding second dielectric spacers in said contact opening down to said substrate.
Claim 15
Dependent Claim
58 words
A device in accordance with claim 12 wherein said dielectric cap layer is composed of silicon nitride, said first dielectric spacers are composed of silicon nitride with a thickness from about 300 Å to about 700 Å, and said second dielectric spacers are composed of silicon oxide with a thickness from about 200 Å to about 800 Å.
Claim 16
Dependent Claim
204 words
A semiconductor device on a doped silicon semiconductor substrate with a pair of gate conductor stacks formed thereon, said gate conductor stacks comprising a gate oxide layer, a gate electrode layer, a dielectric cap layer, and a contact opening with a width W, said device comprising: lightly doped regions in the surface of said substrate, said lightly doped regions being self-aligned with said gate conductor stacks, first dielectric spacers of a first dielectric material are formed on the sidewalls of said gate conductor stacks, second dielectric spacers of a second dielectric material are formed on the sidewalls of said first dielectric spacers adjacent to said gate conductor stacks except for said second dielectric spacers having been been removed from said contact opening, highly doped regions in the surface of said substrate, said highly doped regions having a width W-2A and being spaced a distance A away from said gate conductor stacks, where A=x+y, x . . . is the thickness of said first dielectric spacer, y . . . is the thickness of said second dielectric spacer, and said highly doped regions being self-aligned with said second dielectric spacers where they are formed on said first dielectric spacers adjacent to said gate conductor stacks.
Claim 17
Dependent Claim
204 words
A semiconductor device on a doped silicon semiconductor substrate with a pair of gate conductor stacks formed thereon, said gate conductor stacks comprising a gate oxide layer, a gate electrode layer, a dielectric cap layer, and a contact opening with a width W, said device comprising: lightly doped regions in the surface of said substrate, said lightly doped regions being self-aligned with said gate conductor stacks, first dielectric spacers of a first dielectric material are formed on the sidewalls of said gate conductor stacks, second dielectric spacers of a second dielectric material are formed on the sidewalls of said first dielectric spacers adjacent to said gate conductor stacks except for said second dielectric spacers having been been removed from said contact opening, highly doped regions in the surface of said substrate, said highly doped regions having a width W-2A and being spaced a distance A away from said gate conductor stacks, where A=x+y, x . . . is the thickness of said first dielectric spacer, y . . . is the thickness of said second dielectric spacer, and said highly doped regions being self-aligned with said second dielectric spacers where they are formed on said first dielectric spacers adjacent to said gate conductor stacks.
Claim 18
Dependent Claim
58 words
A device in accordance with claim 14 wherein: a blanket cap dielectric layer is formed over said device including said spacers and said dielectric cap layer above said gate conductor stacks, and a contact opening extends through said blanket cap dielectric layer over a contact region excluding second dielectric spacers in said contact opening down to said substrate.
Claim 19
Dependent Claim
58 words
A device in accordance with claim 14 wherein said dielectric cap layer is composed of silicon nitride, said first dielectric spacers are composed of silicon nitride with a thickness from about 300 Å to about 700 Å, and said second dielectric spacers are composed of silicon oxide with a thickness from about 200 Å to about 800 Å.
Claim 20
Dependent Claim
107 words
A device in accordance with claim 14 wherein: a blanket cap dielectric layer is formed over said device including said spacers and said dielectric cap layer above said gate conductor stacks, a contact opening extends through said blanket cap dielectric layer over a contact region excluding second dielectric spacers in said contact opening down to said substrate, said dielectric cap layer is composed of silicon nitride, said first dielectric spacers are composed of silicon nitride with a thickness from about 300 Å to about 700 Å, and said second dielectric spacers are composed of silicon oxide with a thickness from about 200 Å to about 800 Å.
References Cited (Backward Citations)
US5208472A
Cited
US5240872A
Cited
US5468665A
Cited
US5494838A
Cited
US5498555A
Cited
US5702972A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-05-17 | 2002-11-16 | 2003-05-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-05-17 | 2006-11-16 | 2007-05-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-05-17 | 2010-11-16 | 2011-05-18 | $7700.00 | Window Closed / Lapsed |