Patent US5884057A successfully refreshed from Google Patents.
US5884057A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Temporal re-alignment of a floating point pipeline to an integer pipeline for emulation of a load-operate architecture on a load/store processor
Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-05-08
•
Granted: 1999-03-16
•
Expires: 2015-05-08
Abstract
Abstract A processor that can execute both CISC and RISC instructions has an integer pipeline and a floating point pipeline. RISC instructions are sent to the floating point pipeline at the beginning of the integer pipeline, but CISC instructions re-align the floating point pipeline. CISC instructions are sent to the floating point pipeline near the end of the integer pipeline to allow the integer pipeline to fetch memory operands for the floating point pipeline. Thus the floating point pipeline relies on the memory operand fetch facilities of the integer pipeline. Complex CISC fetch-operate instructions pass through the integer pipeline first to fetch a floating point operand, and then begin the floating point pipeline for execution of a floating point operation. However, RISC instructions only use register operands and can begin the floating point pipeline earlier, reducing latency until the floating point result is produced. Rapid re-configuration of the pipeline alignment between a pipeline optimized for RISC instructions and one optimized for CISC instructions is possible with muxes and a mode register. Exception handling and pipeline coordination are also described.
Inventors
- 👤 James S. Blomgren
- 👤 Cheryl Senter Brashears
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:01
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/3004; G06F9/30043; G06F9/30145; G06F9/30181; G06F9/30189; G06F9/30196; G06F9/38; G06F9/3818; G06F9/3822; G06F9/3867; G06F9/3873; G06F9/3885
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
233 words
A dual-instruction-set processor for processing integer and floating point instructions from a first instruction set and from a second instruction set, the processor comprising: an integer pipeline for processing integer instructions from the first instruction set and for processing integer instructions from the second instruction set, the integer pipeline comprising: a decode stage for decoding integer and floating point instructions from the first instruction set and from the second instruction set; and a memory-operand fetch stage for retrieving an operand from a memory, the operand being in an integer format or a floating point format; a floating point pipeline for processing floating point instructions from the first instruction set and for processing floating point instructions from the second instruction set; and re-alignment means for coupling the integer pipeline to the floating point pipeline, comprising: first means for coupling the decode stage of the integer pipeline to a beginning of the floating point pipeline when a first instruction in the first instruction set is processed by the floating point pipeline; and second means for coupling the memory-operand fetch stage of the integer pipeline to the beginning of the floating point pipeline when a second instruction in the second instruction set is processed by the floating point pipeline; wherein the floating point pipeline is re-aligned to the integer pipeline when the second instruction in the second instruction set is processed by the floating point pipeline.
Claim 2
Dependent Claim
233 words
A dual-instruction-set processor for processing integer and floating point instructions from a first instruction set and from a second instruction set, the processor comprising: an integer pipeline for processing integer instructions from the first instruction set and for processing integer instructions from the second instruction set, the integer pipeline comprising: a decode stage for decoding integer and floating point instructions from the first instruction set and from the second instruction set; and a memory-operand fetch stage for retrieving an operand from a memory, the operand being in an integer format or a floating point format; a floating point pipeline for processing floating point instructions from the first instruction set and for processing floating point instructions from the second instruction set; and re-alignment means for coupling the integer pipeline to the floating point pipeline, comprising: first means for coupling the decode stage of the integer pipeline to a beginning of the floating point pipeline when a first instruction in the first instruction set is processed by the floating point pipeline; and second means for coupling the memory-operand fetch stage of the integer pipeline to the beginning of the floating point pipeline when a second instruction in the second instruction set is processed by the floating point pipeline; wherein the floating point pipeline is re-aligned to the integer pipeline when the second instruction in the second instruction set is processed by the floating point pipeline.
Claim 3
Dependent Claim
16 words
The processor of claim 1 wherein the memory is a main memory external to the processor.
Claim 4
Dependent Claim
15 words
The processor of claim 1 wherein the memory is a cache memory within the processor.
Claim 5
Dependent Claim
42 words
The processor of claim 1 further comprising: mode register means, coupled to the re-alignment means, for indicating when the first instruction set is processed by the floating point pipeline and when the second instruction set is processed by the floating point pipeline.
Claim 6
Dependent Claim
39 words
The processor of claim 4 wherein the decode stage of the integer pipeline comprises: first instruction decode means for decoding instructions from the first instruction set; and second instruction decode means for decoding instructions from the second instruction set.
Claim 7
Dependent Claim
87 words
The processor of claim 4 wherein the integer pipeline further comprises: select means, coupled to the first instruction decode means and the second instruction decode means, for selecting a decoded instruction from the first instruction decode means for processing by the integer pipeline when the mode register means indicates that the first instruction set is processed, but selecting a decoded instruction from the second instruction decode means for processing by the integer pipeline and when the mode register means indicates that the second instruction set is processed.
Claim 8
Dependent Claim
19 words
The processor of claim 6 wherein the first and second instruction sets have independent encoding of instructions to opcodes.
Claim 9
Dependent Claim
44 words
The processor of claim 6 wherein the first instruction set is a RISC instruction set and wherein the second instruction set is a CISC instruction set, the CISC instruction set including floating point load-operate instructions but the RISC instruction set not including load-operate instructions.
Claim 10
Dependent Claim
26 words
The processor of claim 8 wherein the first instruction set is the PowerPC™ instruction set and wherein the second instruction set is the ×86 instruction set.
Claim 11
Dependent Claim
21 words
The processor of claim 6 wherein the operand in the floating point format comprises a mantissa portion and an exponent portion.
Claim 12
Dependent Claim
109 words
The processor of claim 10 further comprising: general-purpose registers (GPR) for storing operands and results in the integer format, the GPR supplying integer operands to the integer pipeline; and floating point registers for storing operands and results in the floating point format, the floating point registers supplying floating point operands to the floating point pipeline; and wherein the memory-operand fetch stage in the integer pipeline comprises means for writing a floating point memory operand to the floating point registers, whereby the memory-operand fetch stage in the integer pipeline retrieves the floating point memory operand from the memory and stores the floating point memory operand to the floating point registers.
Claim 13
Dependent Claim
241 words
A processor for processing instructions from a first instruction set and from a second instruction set, the processor comprising: integer processing means for processing integer instructions from the first instruction set and for processing integer instructions from the second instruction set, the integer processing means comprising: decode stage means for decoding integer and floating point instructions from the first instruction set and from the second instruction set; and memory-operand fetch stage means for retrieving an operand from a memory, the operand being in an integer format or a floating point format; floating point processing means for processing floating point instructions from the first instruction set and for processing floating point instructions from the second instruction set; and re-alignment means for coupling the integer processing means to the floating point processing means, comprising: first means for coupling the decode stage means of the integer processing means to a beginning of the floating point processing means when a first instruction in the first instruction set is processed by the floating point processing means; and second means for coupling the memory-operand fetch stage of the integer processing means to the beginning of the floating point processing means when a second instruction in the second instruction set is processed by the floating point processing means; wherein the floating point processing means is re-aligned to the integer processing means when the second instruction in the second instruction set is processed by the floating point processing means.
Claim 14
Dependent Claim
241 words
A processor for processing instructions from a first instruction set and from a second instruction set, the processor comprising: integer processing means for processing integer instructions from the first instruction set and for processing integer instructions from the second instruction set, the integer processing means comprising: decode stage means for decoding integer and floating point instructions from the first instruction set and from the second instruction set; and memory-operand fetch stage means for retrieving an operand from a memory, the operand being in an integer format or a floating point format; floating point processing means for processing floating point instructions from the first instruction set and for processing floating point instructions from the second instruction set; and re-alignment means for coupling the integer processing means to the floating point processing means, comprising: first means for coupling the decode stage means of the integer processing means to a beginning of the floating point processing means when a first instruction in the first instruction set is processed by the floating point processing means; and second means for coupling the memory-operand fetch stage of the integer processing means to the beginning of the floating point processing means when a second instruction in the second instruction set is processed by the floating point processing means; wherein the floating point processing means is re-aligned to the integer processing means when the second instruction in the second instruction set is processed by the floating point processing means.
Claim 15
Dependent Claim
30 words
The processor of claim 12 wherein the integer processing means comprises a pipeline with a plurality of pipeline stages including the decode stage means and the memory-operand fetch stage means.
Claim 16
Dependent Claim
20 words
The processor of claim 12 wherein the floating point processing means comprises a pipeline with a plurality of pipeline stages.
References Cited (Backward Citations)
US4992934A
Cited
US5136696A
Cited
US5067069A
Cited
US5073855A
Cited
US5150468A
Cited
US5287465A
Cited
US5241636A
Cited
US5546552A
Cited
US5481684A
Cited
US5542059A
Cited
US5481693A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |