Patent US5883010A successfully refreshed from Google Patents.
US5883010A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for protecting nonsilicided surfaces from silicide formation using spacer oxide mask
Assignee: National Semiconductor Corp
•
Filing: 1997-08-07
•
Granted: 1999-03-16
•
Expires: 2017-08-07
Abstract
Abstract Problems forming silicided and nonsilicided structures on the same silicon substrate are overcome utilizing a spacer oxide masking technique. A protective spacer oxide layer is deposited over the entire silicon substrate surface, and a silicide exclusion photoresist mask is selectively developed to permit etching of the spacer oxide layer in unmasked regions where silicides are expected to be formed. Areas of silicon substrate revealed by etching of the spacer oxide layer are exposed to silicide-forming metals, and these silicide-forming metals react with the silicon substrate to produce silicides. Spacer oxide remaining in masked regions prevents formation of silicides in those regions.
Inventors
- 👤 Richard B. Merrill
- 👤 C. S. Teng
- 👤 John M. Pierce
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:09
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/01; H10D1/025; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
95 words
A method for forming suicides upon selected regions of a silicon substrate, comprising the steps of: depositing a spacer oxide layer over the silicon substrate; developing a silicide exclusion photoresist mask upon selected regions of the spacer oxide layer; etching the spacer oxide layer from unmasked regions, thereby exposing the silicon substrate underlying the unmasked regions; introducing silicide-forming metal to the exposed silicon substrate, such that a silicide-forming metal layer forms upon the exposed silicon substrate; and causing a reaction between the silicide-forming metal layer and the exposed silicon substrate such that silicides are formed.
Claim 2
Independent Claim
95 words
A method for forming suicides upon selected regions of a silicon substrate, comprising the steps of: depositing a spacer oxide layer over the silicon substrate; developing a silicide exclusion photoresist mask upon selected regions of the spacer oxide layer; etching the spacer oxide layer from unmasked regions, thereby exposing the silicon substrate underlying the unmasked regions; introducing silicide-forming metal to the exposed silicon substrate, such that a silicide-forming metal layer forms upon the exposed silicon substrate; and causing a reaction between the silicide-forming metal layer and the exposed silicon substrate such that silicides are formed.
Claim 3
Dependent Claim
46 words
A method for forming silicides in accordance with claim 1, wherein the method further comprises: implanting conductivity-altering impurity into first selected regions of the silicon substrate prior to deposition of the spacer oxide layer, such that the first selected regions are coextensive with the unmasked regions.
Claim 4
Dependent Claim
35 words
A method for forming silicides in accordance with claim 2, wherein the method further comprises: implanting conductivity-altering impurity into unmasked regions of the silicon substrate prior to exposing the silicon substrate to a silicide-forming metal.
Claim 5
Dependent Claim
21 words
A method for forming silicides in accordance with claim 3, wherein the unmasked regions correspond to contact regions of a resistor.
Claim 6
Dependent Claim
25 words
A method for forming silicides in accordance with claim 3, wherein the unmasked regions correspond to gate, drain, and source regions of a MOS transistor.
Claim 7
Independent Claim
160 words
A method for forming a MOS transistor having silicided gate, drain, and source regions within the same substrate as a MOS transistor having nonsilicided gate, drain, and source regions, comprising the steps of: forming polysilicon gate structures on top of a lightly doped silicon substrate; implanting conductivity-altering impurity into the polysilicon gate structures and into the surface of the silicon substrate; depositing a spacer oxide layer over the gate structures and the surface of the silicon substrate; developing a silicide exclusion photoresistive mask upon selected regions of the spacer oxide layer, such that unmasked regions correspond to gate, drain, and source regions expected to bear silicides; etching the spacer oxide layer from unmasked regions, thereby exposing the silicon substrate in unmasked regions; implanting concentrated conductivity-altering impurity into the exposed gate structures and silicon substrate; forming a layer of silicide-forming metal upon the exposed silicon substrate; and causing the silicide-forming metal layer and the silicon substrate to react to form silicides.
Claim 8
Independent Claim
160 words
A method for forming a MOS transistor having silicided gate, drain, and source regions within the same substrate as a MOS transistor having nonsilicided gate, drain, and source regions, comprising the steps of: forming polysilicon gate structures on top of a lightly doped silicon substrate; implanting conductivity-altering impurity into the polysilicon gate structures and into the surface of the silicon substrate; depositing a spacer oxide layer over the gate structures and the surface of the silicon substrate; developing a silicide exclusion photoresistive mask upon selected regions of the spacer oxide layer, such that unmasked regions correspond to gate, drain, and source regions expected to bear silicides; etching the spacer oxide layer from unmasked regions, thereby exposing the silicon substrate in unmasked regions; implanting concentrated conductivity-altering impurity into the exposed gate structures and silicon substrate; forming a layer of silicide-forming metal upon the exposed silicon substrate; and causing the silicide-forming metal layer and the silicon substrate to react to form silicides.
Claim 9
Dependent Claim
40 words
A method for forming a MOS transistor in accordance with claim 6, wherein the lightly doped silicon substrate is of p type, the implanted conductivity-altering impurity is of n type, and the concentrated implanted conductivity-altering impurity is of n type.
Claim 10
Dependent Claim
40 words
A method for forming a MOS transistor in accordance with claim 6, wherein the lightly doped silicon substrate is of n type, the implanted conductivity-altering impurity is of p type, and the concentrated implanted conductivity-altering impurity is of p type.
Claim 11
Independent Claim
110 words
A method for forming a resistor having silicided contact regions, comprising the steps of: implanting conductivity-altering impurity into a lightly doped silicon substrate; depositing a spacer oxide layer over the silicon substrate; developing a silicide exclusion photoresistive mask upon selected regions of the spacer oxide layer, such that unmasked regions correspond to regions expected to bear suicides; etching the spacer oxide layer from unmasked regions, thereby exposing the silicon substrate in unmasked regions; implanting concentrated conductivity-altering impurity into the exposed regions of the silicon substrate; forming a layer of silicide-forming metal upon the exposed silicon substrate; and causing the silicide-forming metal layer and silicon substrate to react to form silicides.
Claim 12
Independent Claim
110 words
A method for forming a resistor having silicided contact regions, comprising the steps of: implanting conductivity-altering impurity into a lightly doped silicon substrate; depositing a spacer oxide layer over the silicon substrate; developing a silicide exclusion photoresistive mask upon selected regions of the spacer oxide layer, such that unmasked regions correspond to regions expected to bear suicides; etching the spacer oxide layer from unmasked regions, thereby exposing the silicon substrate in unmasked regions; implanting concentrated conductivity-altering impurity into the exposed regions of the silicon substrate; forming a layer of silicide-forming metal upon the exposed silicon substrate; and causing the silicide-forming metal layer and silicon substrate to react to form silicides.
Claim 13
Dependent Claim
39 words
A method for forming a resistor in accordance with claim 9, wherein the lightly doped silicon substrate is of p type, the implanted conductivity-altering impurity is of n type, and the concentrated implanted conductivity-altering impurity is of n type.
Claim 14
Dependent Claim
39 words
A method for forming a transistor in accordance with claim 9, wherein the lightly doped silicon substrate is of n type, the implanted conductivity-altering impurity is of p type, and the concentrated implanted conductivity-altering impurity is of p type.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |