Patent US5882971A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5882971A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making multi-stage ROM structure

Assignee: United Microelectronics Corp
•
Filing: 1997-04-15
•
Granted: 1999-03-16
•
Expires: 2017-04-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-stage read only memory (ROM) device and a method for fabricating the same. The device includes a source/drain pole and a gate in a trench, wherein the gate intersects the source/drain pole in an angle to form a number of memory cells. The fabrication of the multi-stage ROM includes two encoding process. The first encoding process includes implantation of impurity ions in a portion of memory cells to adjust the threshold voltage, so that some of the memory cells have a first threshold voltage and the others have a second threshold voltage. The second encoding process includes forming a spacer on the opposite side-walls of the gate trench of a portion of the memory cells, so that some of the memory cells have a first effective channel width and the others have a second effective channel width. As a result, the memory cells of a ROM are of four types with different combinations of threshold voltages and effective channel widths.

Inventors

  • 👤 Jemmy Wen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 08:32
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/56; G11C11/5692; H; H10; H10B; H10B20/00; H10B20/27; H10B20/30; H10B20/36; H10B20/367

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 449 words
A method of forming a multi-stage read only memory, comprising the steps of: a. providing a substrate of a first conductivity-type having an upper surface, and having a pad oxide layer thereon; b. forming a plurality of first trenches on the substrate, wherein the first trenches are substantially parallel to each other and extend in a first direction; c. forming an insulating layer over the substrate and the first trenches; d. forming a first conductive layer of a second conductivity-type over the insulating layer and filling up the first trenches; e. removing a portion of the first conductive layer above the upper surface of the substrate and in the first trenches and leaving a remaining portion of the first conductive layer in the first trenches such that an upper surface of the remaining portion is below an upper surface of the substrate; f. removing a portion of the insulating layer from the first trenches until the upper surface of the insulating layer is lower than the upper surface of the remaining portion of the first conductive layer; g. forming a second conductive layer of the second conductivity-type over the substrate and filling up the first trenches over the remaining portion of the first conductive layer; h. etching back the second conductive layer until the upper surface of the second conductive layer has substantially the same level as the upper surface of the substrate, wherein the etched back second conductive layer and the remaining portion of the first conductive layer are formed a source/drain pole; i. removing the pad oxide layer; j. forming a plurality of second trenches on the substrate, wherein the second trenches are substantially parallel to each other and extend in a second direction; k. forming a first photoresist layer over the substrate, and exposing the periphery of a portion of the second trenches; l. doping the exposed second trenches, forming a plurality of impurity diffusion regions and stripping the first photoresist layer; m. forming a second insulating layer over the upper surface of the substrate and the surface of the second trenches, and removing a portion of the second insulating layer and leaving a remaining portion of the second insulating layer at the opposite side-walls of each of the second trenches so as to form a plurality of spacers; n. forming a second photoresist layer over the substrate and exposing a portion of the spacers; o. removing the exposed spacers and removing the second photoresist layer; p. forming a gate oxide layer over the substrate; q. forming a third conductive layer over the substrate so as to fill the second trenches; and r. defining the third conductive layer so as to form a plurality of gates.
Claim 2
Independent Claim 449 words
A method of forming a multi-stage read only memory, comprising the steps of: a. providing a substrate of a first conductivity-type having an upper surface, and having a pad oxide layer thereon; b. forming a plurality of first trenches on the substrate, wherein the first trenches are substantially parallel to each other and extend in a first direction; c. forming an insulating layer over the substrate and the first trenches; d. forming a first conductive layer of a second conductivity-type over the insulating layer and filling up the first trenches; e. removing a portion of the first conductive layer above the upper surface of the substrate and in the first trenches and leaving a remaining portion of the first conductive layer in the first trenches such that an upper surface of the remaining portion is below an upper surface of the substrate; f. removing a portion of the insulating layer from the first trenches until the upper surface of the insulating layer is lower than the upper surface of the remaining portion of the first conductive layer; g. forming a second conductive layer of the second conductivity-type over the substrate and filling up the first trenches over the remaining portion of the first conductive layer; h. etching back the second conductive layer until the upper surface of the second conductive layer has substantially the same level as the upper surface of the substrate, wherein the etched back second conductive layer and the remaining portion of the first conductive layer are formed a source/drain pole; i. removing the pad oxide layer; j. forming a plurality of second trenches on the substrate, wherein the second trenches are substantially parallel to each other and extend in a second direction; k. forming a first photoresist layer over the substrate, and exposing the periphery of a portion of the second trenches; l. doping the exposed second trenches, forming a plurality of impurity diffusion regions and stripping the first photoresist layer; m. forming a second insulating layer over the upper surface of the substrate and the surface of the second trenches, and removing a portion of the second insulating layer and leaving a remaining portion of the second insulating layer at the opposite side-walls of each of the second trenches so as to form a plurality of spacers; n. forming a second photoresist layer over the substrate and exposing a portion of the spacers; o. removing the exposed spacers and removing the second photoresist layer; p. forming a gate oxide layer over the substrate; q. forming a third conductive layer over the substrate so as to fill the second trenches; and r. defining the third conductive layer so as to form a plurality of gates.
Claim 3
Dependent Claim 18 words
A method according to claim 1, wherein the first conductivity-type is P-type and the second conductivity-type is N-type.
Claim 4
Dependent Claim 18 words
A method according to claim 1, wherein the first conductivity-type is N-type and the second conductivity-type is P-type.
Claim 5
Dependent Claim 16 words
A method according to claim 1, wherein the first trenches are formed by reactive ion etching.
Claim 6
Dependent Claim 13 words
A method according to claim 1, wherein the insulating layer includes silicon oxide.
Claim 7
Dependent Claim 18 words
A method according to claim 1, wherein the first conductive layer includes a layer of heavy doped polysilicon.
Claim 8
Dependent Claim 18 words
A method according to claim 1, wherein the first direction intersects the second direction at a predetermined angle.
Claim 9
Dependent Claim 17 words
A method according to claim 1, wherein the forming of the second trenches includes reactive ion etching.
Claim 10
Dependent Claim 55 words
A method according to claim 1, wherein the depth of the second trenches is shallower than the depth of the first trenches, so that the bottom of the second trenches is above the upper surface of the insulating layer at the bottom of the first trenches, and is out of contact with the insulating layer.
Claim 11
Dependent Claim 14 words
A method according to claim 1, wherein the second insulating layer includes silicon oxide.
Claim 12
Dependent Claim 18 words
A method according to claim 1, wherein the third conductive layer includes a layer of heavy doped polysilicon.

References Cited (Backward Citations)

US5429973A Cited
US5504025A Cited
US5627091A Cited
US5595927A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-03-15 2002-09-14 2003-03-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-03-15 2006-09-14 2007-03-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-03-15 2010-09-14 2011-03-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag