US5881016A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for optimizing power consumption and memory bandwidth in a video controller using SGRAM and SDRAM power reduction modes
Assignee: Nvidia Corp
•
Filing: 1997-06-13
•
Granted: 1999-03-09
•
Expires: 2017-06-13
Abstract
Abstract The display controller of the present invention reduces power consumption by suppressing clock signals to a display memory (comprising SGRAM or SDRAM) between screen refreshes and memory accesses. The present invention takes advantage of power-down modes provided for SGRAM and/or SDRAM memories which are used in the prior art to place a memory in an active suspend mode. Further energy savings are realized and memory bandwidth increased when using a display memory comprising two banks. When one bank of memory is being accessed, the other bank of memory is precharged and activated. Succeeding pages of memory are placed in alternate banks of display memory. Thus, then data is to be accessed from a next page of memory, the corresponding bank is already charged and ready to be accessed.
Inventors
- 👤 Sagar Waman Kenkare
- 👤 Dwarka Partani
- 👤 Rakesh Bindlish
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 03:02
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G11C7/00; G11C7/10; G11C7/1015; G11C7/1042; G11C7/22; G09G5/363; G09G5/399
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
79 words
A method for controlling a multi-bank display memory comprising the steps of: monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed, precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed, and placing the multi-bank display memory in an active suspend mode between memory access requests.
Claim 2
Independent Claim
79 words
A method for controlling a multi-bank display memory comprising the steps of: monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed, precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed, and placing the multi-bank display memory in an active suspend mode between memory access requests.
Claim 3
Dependent Claim
83 words
The method of claim 1 wherein successive pages of data are stored in alternate banks of said multi-bank display memory, and said step of monitoring an address comprises the steps of: reading a predetermined bit of an address for the multi-bank display memory, determining the address is for one bank of the multi-bank display memory if the bit has a first value, and determining the address is for an other bank of the multi-bank display memory if the bit has a second value.
Claim 4
Dependent Claim
72 words
The method of claim 2, wherein said step of placing the multi-bank display memory in an active suspend mode comprises the steps of: generating a clock disable signal in response to an absence of memory requests for the multi-bank display memory, transmitting the clock disable signal to the multi-bank display memory, and placing the multi-bank display memory in an active suspend mode with a clock signal to the multi-bank display memory disabled.
Claim 5
Dependent Claim
57 words
The method of claim 3, wherein said step of monitoring an address further comprises the steps of: receiving memory access requests for the multi-bank display memory comprising at least screen refresh read requests and write requests from a host processor, and arbitrating between the at least screen refresh read requests and write requests from a host processor.
Claim 6
Independent Claim
106 words
An apparatus for controlling a multi-bank display memory comprising: address monitoring means for monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed; bank precharging and activating control means, coupled to said address monitoring means, for precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed; and multi-bank display memory suspend control means, coupled to said address monitoring means, for placing the multi-bank display memory in an active suspend mode between memory access requests.
Claim 7
Independent Claim
106 words
An apparatus for controlling a multi-bank display memory comprising: address monitoring means for monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed; bank precharging and activating control means, coupled to said address monitoring means, for precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed; and multi-bank display memory suspend control means, coupled to said address monitoring means, for placing the multi-bank display memory in an active suspend mode between memory access requests.
Claim 8
Dependent Claim
84 words
The apparatus of claim 5 wherein successive pages of data are stored in alternate banks of said multi-bank display memory, and said address monitoring means comprises: means for reading a predetermined bit of a memory address for the multi-bank display memory; and means for determining an address is for one bank of the multi-bank display memory if the bit has a first value and determining an address is for an other bank of the multi-bank display memory if the bit has a second value.
Claim 9
Dependent Claim
82 words
The apparatus of claim 6, wherein the multi-bank display memory suspend control means comprises: means for generating a clock disable signal in response to an absence of memory requests for the multi-bank display-memory; and means for transmitting the clock disable signal to the multi-bank display memory, wherein the multi-bank display memory is placed in an active suspend mode with at least one bank of the multi-bank display memory in an active state with a clock signal to the multi-bank display memory disabled.
Claim 10
Dependent Claim
56 words
The apparatus of claim 7, wherein said address monitoring means further comprises: means for receiving memory access requests for the multi-bank display memory comprising at least screen refresh read requests and write requests from a host processor; and means for arbitrating between the at least screen refresh read requests and write requests from a host processor.
Claim 11
Independent Claim
144 words
A method for controlling a multi-bank display memory comprising the steps of: monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed, and precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed wherein successive pages of data are stored in alternate banks of said multi-bank display memory, and said step of monitoring an address comprises the steps of: reading a predetermined bit of a memory address for the multi-bank display memory, determining the address is for one bank of the multi-bank display memory if the bit has a first value, and determining the address is for an other bank of the multi-bank display memory if the bit has a second value.
Claim 12
Independent Claim
144 words
A method for controlling a multi-bank display memory comprising the steps of: monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed, and precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed wherein successive pages of data are stored in alternate banks of said multi-bank display memory, and said step of monitoring an address comprises the steps of: reading a predetermined bit of a memory address for the multi-bank display memory, determining the address is for one bank of the multi-bank display memory if the bit has a first value, and determining the address is for an other bank of the multi-bank display memory if the bit has a second value.
Claim 13
Dependent Claim
57 words
The method of claim 9, wherein said step of monitoring an address further comprises the steps of: receiving memory access requests for the multi-bank display memory comprising at least screen refresh read requests and write requests from a host processor, and arbitrating between the at least screen refresh read requests and write requests from a host processor.
Claim 14
Independent Claim
158 words
An apparatus for controlling a multi-bank display memory comprising: address monitoring means for monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed; and bank precharging and activating control means, coupled to said address monitoring means, for precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed wherein successive pages of data are stored in alternate banks of said multi-bank display memory and said address monitoring means comprises: means for reading a predetermined bit of a memory address for the multi-bank display memory; and means for determining the address is for one bank of the multi-bank display memory if the bit has a first value and determining the address is for an other bank of the multi-bank display memory if the bit has a second value.
Claim 15
Independent Claim
158 words
An apparatus for controlling a multi-bank display memory comprising: address monitoring means for monitoring an address for read and write requests to the multi-bank display memory to determine which bank of the multi-bank display memory is to be accessed; and bank precharging and activating control means, coupled to said address monitoring means, for precharging and activating a one bank of the multi-bank display memory not being accessed while an other bank of the multi-bank display memory is being accessed wherein successive pages of data are stored in alternate banks of said multi-bank display memory and said address monitoring means comprises: means for reading a predetermined bit of a memory address for the multi-bank display memory; and means for determining the address is for one bank of the multi-bank display memory if the bit has a first value and determining the address is for an other bank of the multi-bank display memory if the bit has a second value.
Claim 16
Dependent Claim
56 words
The apparatus of claim 11, wherein said address monitoring means further comprises: means for receiving memory access requests for the multi-bank display memory comprising at least screen refresh read requests and write requests from a host processor; and means for arbitrating between the at least screen refresh read requests and write requests from a host processor.
Claim 17
Independent Claim
47 words
A method for controlling a display memory comprising the steps of: monitoring an address for read and write requests to the display memory to determine whether the display memory is to be accessed, and placing the display memory in an active suspend mode between memory access requests.
Claim 18
Independent Claim
47 words
A method for controlling a display memory comprising the steps of: monitoring an address for read and write requests to the display memory to determine whether the display memory is to be accessed, and placing the display memory in an active suspend mode between memory access requests.
Claim 19
Dependent Claim
77 words
The method of claim 13, wherein said step of placing the display memory in an active suspend mode comprises the steps of: generating a clock disable signal in response to an absence of display memory requests, transmitting the clock disable signal to the display memory, and placing the display memory in an active suspend mode with at least one bank of the display memory in an active state with a clock signal to the display memory disabled.
Claim 20
Dependent Claim
53 words
The method of claim 14, wherein said step of monitoring an address further comprises the steps of: receiving display memory access requests comprising at least screen refresh read requests and write requests from a host processor, and arbitrating between the at least screen refresh read requests and write requests from a host processor.
Claim 21
Independent Claim
60 words
An apparatus for controlling a display memory comprising: address monitoring means for monitoring an address for read and write requests to the display memory to determine whether the display memory is to be accessed; and display memory suspend control means, coupled to said address monitoring means, for placing the display memory in an active suspend mode between memory access requests.
Claim 22
Independent Claim
60 words
An apparatus for controlling a display memory comprising: address monitoring means for monitoring an address for read and write requests to the display memory to determine whether the display memory is to be accessed; and display memory suspend control means, coupled to said address monitoring means, for placing the display memory in an active suspend mode between memory access requests.
Claim 23
Dependent Claim
74 words
The apparatus of claim 16, wherein said display memory suspend control means comprises: means for generating a clock disable signal in response to an absence of display memory requests; and means for transmitting the clock disable signal to the display memory, wherein the display memory is placed in an active suspend mode with at least one bank of the display memory in an active state with a clock signal to the display memory disabled.
Claim 24
Dependent Claim
52 words
The apparatus of claim 17, wherein said address monitoring means further comprises: means for receiving display memory access requests comprising at least screen refresh read requests and write requests from a host processor; and means for arbitrating between the at least screen refresh read requests and write requests from a host processor.
References Cited (Backward Citations)
US5214610A
Cited
US5560020A
Cited
US5276652A
Cited
US5388265A
Cited
US5365487A
Cited
US5485625A
Cited
US5502689A
Cited
US5323350A
Cited
US5473572A
Cited
US5495444A
Cited
US5528552A
Cited
US5438548A
Cited
US5493535A
Cited
US5539428A
Cited
US5384747A
Cited
US5539696A
Cited
US5430683A
Cited
US5506810A
Cited
US5442588A
Cited
US5530676A
Cited
US5737563A
Cited
US5530392A
Cited
US5745428A
Cited
US5748560A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-08 | 2002-09-07 | 2003-03-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-08 | 2006-09-07 | 2007-03-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-08 | 2010-09-07 | 2011-03-09 | $7700.00 | Window Closed / Lapsed |