US5864564A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Control circuit for deterministic stopping of an integrated circuit internal clock
Assignee: Oracle America Inc
•
Filing: 1995-11-17
•
Granted: 1999-01-26
•
Expires: 2015-11-17
Abstract
Abstract A control circuit to stop an integrated circuit internal clock includes a signal distribution trace connected to a clock stop pipeline. The signal distribution trace creates a large phase delay signal for a first integrated circuit internal clock cycle which activates the clock stop pipeline, and a small phase delay signal for a final integrated circuit internal clock cycle that deactivates the clock stop pipeline. The clock stop pipeline includes a first circuit component to generate an intermediate stop instruction in response to a clock stop command and the large phase delay signal of the first integrated circuit internal clock cycle. The intermediate stop instruction proceeds through the clock stop pipeline in response to clock cycles following the first clock cycle. The clock stop pipeline includes a final circuit component to produce a final stop instruction when the intermediate stop instruction and the small phase delay signal of the final integrated circuit internal clock cycle are received at the final circuit component. The final stop instruction is used to lock the integrated circuit internal clock in a single digital state.
Inventors
- 👤 Marc E. Levitt
- 👤 Harsimran Singh Grewal
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:24
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318552
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
122 words
A control circuit to stop an integrated circuit internal clock, comprising: a signal distribution trace creating a large phase delay signal for a first integrated circuit internal clock cycle, and a small phase delay signal for a final integrated circuit internal clock cycle; and a clock stop pipeline connected to said signal distribution trace, said clock stop pipeline including a first circuit component to generate an intermediate stop instruction in response to a clock stop command and said large phase delay signal of said first integrated circuit internal clock cycle, and a final circuit component to produce a final stop instruction in response to said intermediate stop instruction and said small phase delay signal of said final integrated circuit internal clock cycle.
Claim 2
Dependent Claim
122 words
A control circuit to stop an integrated circuit internal clock, comprising: a signal distribution trace creating a large phase delay signal for a first integrated circuit internal clock cycle, and a small phase delay signal for a final integrated circuit internal clock cycle; and a clock stop pipeline connected to said signal distribution trace, said clock stop pipeline including a first circuit component to generate an intermediate stop instruction in response to a clock stop command and said large phase delay signal of said first integrated circuit internal clock cycle, and a final circuit component to produce a final stop instruction in response to said intermediate stop instruction and said small phase delay signal of said final integrated circuit internal clock cycle.
Claim 3
Dependent Claim
25 words
The control circuit of claim 1 wherein said signal distribution trace creates an intermediate phase delay signal for an intermediate integrated circuit internal clock cycle.
Claim 4
Dependent Claim
60 words
The control circuit of claim 2 wherein said signal distribution trace includes a first delay circuit to generate said small phase delay signal, said first delay circuit and a second delay circuit to generate said intermediate phase delay signal, and said first delay circuit, said second delay circuit, and a third delay circuit to generate said large phase delay signal.
Claim 5
Dependent Claim
25 words
The control circuit of claim 3 further comprising at least one intermediate circuit component positioned between said first circuit component and said final circuit component.
Claim 6
Dependent Claim
62 words
The control circuit of claim 4 wherein said first circuit component is connected to said third delay circuit to processes said large phase delay signal, said intermediate circuit component is connected to said second delay circuit to process said intermediate phase delay signal, and said final circuit component is connected to said first delay circuit to process said small phase delay signal.
Claim 7
Dependent Claim
43 words
The control circuit of claim 5 further comprising a preliminary circuit component to process said small phase delay signal and generate an output signal that is applied to said first circuit component such that said first circuit component generates said intermediate stop instruction.
Claim 8
Dependent Claim
39 words
The control circuit of claim 6 further comprising a clock rate multiplexer positioned between said preliminary circuit component and said first circuit component, said clock rate multiplexer selectively activating either said preliminary circuit component or said first circuit component.
Claim 9
Dependent Claim
26 words
The control circuit of claim 5 wherein said first circuit component, said intermediate circuit component, and said final circuit component are each implemented as a flip-flop.
Claim 10
Dependent Claim
173 words
The control circuit of claim 8 wherein said clock stop pipeline observes the following timing relationships: (a) .increment. T1 +T c2q >T hold (b) .increment. T2 +T c2q >T hold (c) T cycle >.increment. T1 +T c2q +T setup (d) T cycle >.increment. T2 +T c2q +T setup (e) T cycle /2>.increment. T3 +T c2q +T logic +T mux where .increment. T1 is the time difference between said large phase delay signal and said intermediate phase delay signal, .increment. T2 is the time difference between said intermediate phase delay signal and said small phase delay signal, .increment. T3 is the time difference between said small phase delay signal and an input integrated circuit internal clock signal from which said small phase delay signal is generated, T setup is the setup time for each of said flip-flops, T hold is the hold time for each of said flip-flops, T c2q is the clock to Q time for each of said flip-flops, and T cycle is the cycle time of said integrated circuit internal clock.
Claim 11
Dependent Claim
23 words
The control circuit of claim 1 further comprising signal selection logic to process said final stop instruction and generate a multiplexer selection signal.
Claim 12
Dependent Claim
32 words
The control circuit of claim 10 further comprising a clock selection multiplexer connected to said signal selection logic and produce a selected clock output signal in response to said multiplexer selection signal.
Claim 13
Dependent Claim
20 words
The control circuit of claim 11 further comprising an IEEE 1149 control logic circuit connected to said clock selection multiplexer.
Claim 14
Independent Claim
98 words
A method of stopping an integrated circuit internal clock, said method comprising the steps of: applying an integrated circuit internal clock to a signal distribution trace; generating a clock stop command; activating a clock stop pipeline with said clock stop command and a selected cycle of said integrated circuit internal clock; and propagating said clock stop command through said clock stop pipeline in response to subsequent cycles of said integrated circuit internal clock, such that a subsequent cycle of said integrated circuit internal clock is used to stop said integrated circuit internal clock in a predetermined clock state.
Claim 15
Independent Claim
98 words
A method of stopping an integrated circuit internal clock, said method comprising the steps of: applying an integrated circuit internal clock to a signal distribution trace; generating a clock stop command; activating a clock stop pipeline with said clock stop command and a selected cycle of said integrated circuit internal clock; and propagating said clock stop command through said clock stop pipeline in response to subsequent cycles of said integrated circuit internal clock, such that a subsequent cycle of said integrated circuit internal clock is used to stop said integrated circuit internal clock in a predetermined clock state.
Claim 16
Dependent Claim
53 words
The method of claim 13 wherein said applying step results in a zero delay clock signal at the input node of said signal distribution trace and a delayed clock signal at the output node of said signal distribution trace, said delayed clock signal being used for said selected cycle during said activating step.
Claim 17
Dependent Claim
25 words
The method of claim 14 wherein said zero delay clock signal and said delayed clock signal have a phase displacement of at least one-half cycle.
Claim 18
Dependent Claim
38 words
The method of claim 13 wherein said activating step includes the step of activating a first circuit element of said clock stop pipeline with said clock stop command and said selected cycle of said integrated circuit internal clock.
Claim 19
Dependent Claim
49 words
The method of claim 16 wherein said propagating step includes the step of using a selected subsequent cycle of said integrated circuit internal clock, delayed by a first delay period, to activate an intermediate circuit element of said clock stop pipeline positioned in front of said first circuit element.
Claim 20
Dependent Claim
55 words
The method of claim 17 wherein said propagating step includes the step of using a final subsequent cycle of said integrated circuit internal clock, delayed by a second delay period shorter than said first delay period, to activate a final circuit element of said clock stop pipeline positioned in front of said intermediate circuit element.
Claim 21
Dependent Claim
26 words
The method of claim 18 wherein said predetermined clock state corresponds to the clock state of said final subsequent cycle of said integrated circuit internal clock.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-25 | 2002-07-27 | 2003-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-25 | 2006-07-27 | 2007-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-25 | 2010-07-27 | 2011-01-26 | $7700.00 | Window Closed / Lapsed |