Patent US5859985A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5859985A Expired / Lapsed US ⏱️ 0.0 years remaining

Arbitration controller for providing arbitration on a multipoint high speed serial bus using drivers having output enable pins

Assignee: Clear Wireless LLC
•
Filing: 1997-03-26
•
Granted: 1999-01-12
•
Expires: 2017-03-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An arbitration controller provides arbitration on a multipoint, high speed serial bus with a plurality of drivers. Each driver includes a data input pin, an output enable pin, and an output pin. The bus defaults to a first state when the output of the plurality of drivers are set to high impedance. The arbitration controller eliminates any unstable output states on the drivers by controlling the input signals on the drivers. The arbitration controller detects when the bus is in an arbitration mode. When this is detected, the arbitration controller inputs data to the output enable pin and inputs an opposite state of the first state to the data input pin. Further, the arbitration controller detects when the bus is in a data mode. When this is detected, the arbitration controller inputs data to the data input pin and inputs a driver control signal to the output enable pin.

Inventors

  • 👤 Eamonn Gormley
  • 👤 James M. Hite
  • 👤 Chad A. Pralle

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 09:24
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/40052; H04L12/40084; G; G06; G06F; G06F13/00; G06F13/14; G06F13/36

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 124 words
A method of interfacing with a first driver to provide arbitration on a multipoint, high speed serial bus coupled to a plurality of drivers, wherein the first driver includes a data input pin, an output enable pin, and an output pin, and wherein the bus defaults to a first state when the output of each driver coupled to the bus is set to high impedance, comprising the steps of: a) detecting when the bus is in an arbitration mode; b) inputting data to the output enable pin when the bus is detected to be in the arbitration mode; and c) inputting an opposite state of the first state to the data input pin when the bus is detected to be in the arbitration mode.
Claim 2
Independent Claim 124 words
A method of interfacing with a first driver to provide arbitration on a multipoint, high speed serial bus coupled to a plurality of drivers, wherein the first driver includes a data input pin, an output enable pin, and an output pin, and wherein the bus defaults to a first state when the output of each driver coupled to the bus is set to high impedance, comprising the steps of: a) detecting when the bus is in an arbitration mode; b) inputting data to the output enable pin when the bus is detected to be in the arbitration mode; and c) inputting an opposite state of the first state to the data input pin when the bus is detected to be in the arbitration mode.
Claim 3
Dependent Claim 62 words
The method of claim 1, further comprising the steps of: d) detecting when the bus is in a data mode; e) inputting data to the data input pin when the bus is detected to be in the data mode; and f) inputting a driver control signal to the output enable pin when the bus is detected to be in the data mode.
Claim 4
Dependent Claim 21 words
The method of claim 2, wherein the serial bus complies with the Institute of Electrical and Electronic Engineers (IEEE) 1394 standard.
Claim 5
Dependent Claim 16 words
The method of claim 2, wherein the first driver is a low voltage differential signaling driver.
Claim 6
Dependent Claim 13 words
The method of claim 2, wherein the first state is a logical 1.
Claim 7
Dependent Claim 124 words
An arbitration controller for providing arbitration on a multipoint high speed serial bus coupled to a plurality of drivers, wherein said arbitration controller is coupled to a bus interface controller and the bus, and wherein the bus defaults to a first state when the output of each driver coupled to the bus is set to high impedance, said arbitration controller comprising: an input adapted to receive data; a first output coupled to a data input pin of a first driver; and a second output coupled to an output enable pin of said first driver; controller logic that, when the bus is in arbitration mode, sends said data to said second output and sends an opposite state of said first state to said first output.
Claim 8
Dependent Claim 124 words
An arbitration controller for providing arbitration on a multipoint high speed serial bus coupled to a plurality of drivers, wherein said arbitration controller is coupled to a bus interface controller and the bus, and wherein the bus defaults to a first state when the output of each driver coupled to the bus is set to high impedance, said arbitration controller comprising: an input adapted to receive data; a first output coupled to a data input pin of a first driver; and a second output coupled to an output enable pin of said first driver; controller logic that, when the bus is in arbitration mode, sends said data to said second output and sends an opposite state of said first state to said first output.
Claim 9
Dependent Claim 40 words
The arbitration controller of claim 6, wherein said controller logic, when the bus is in data mode, sends said data to said first output and sends a driver control signal received from said bus interface controller to said second output.
Claim 10
Dependent Claim 14 words
The arbitration controller of claim 7, wherein said controller logic defines a state machine.
Claim 11
Dependent Claim 21 words
The arbitration controller of claim 7, wherein the bus complies with the Institute of Electrical and Electronic Engineers (IEEE) 1394 standard.
Claim 12
Dependent Claim 17 words
The arbitration controller of claim 7, wherein said first driver is a low voltage differential signaling driver.
Claim 13
Dependent Claim 14 words
The arbitration controller of claim 7, wherein said first state is a logical 1.
Claim 14
Dependent Claim 13 words
The arbitration controller of claim 7, wherein said controller logic comprises software instructions.
Claim 15
Dependent Claim 22 words
The arbitration controller of claim 7, wherein said controller logic comprises: an inverter; a flip-flop; an OR gate; and an AND gate.
Claim 16
Dependent Claim 121 words
An arbitration controller interfaced with a first driver for providing arbitration on a multipoint, high speed serial bus coupled to a plurality of drivers, wherein the first driver includes a data input pin, an output enable pin, and an output pin, and wherein the bus defaults to a first state when the output of each driver coupled to the bus is set to high impedance, said arbitration controller comprising: means for detecting when the bus is in an arbitration mode; means for inputting data to the output enable pin when the bus is in the arbitration mode; and means for inputting an opposite state of the first state to the data input pin when the bus is in the arbitration mode.
Claim 17
Dependent Claim 121 words
An arbitration controller interfaced with a first driver for providing arbitration on a multipoint, high speed serial bus coupled to a plurality of drivers, wherein the first driver includes a data input pin, an output enable pin, and an output pin, and wherein the bus defaults to a first state when the output of each driver coupled to the bus is set to high impedance, said arbitration controller comprising: means for detecting when the bus is in an arbitration mode; means for inputting data to the output enable pin when the bus is in the arbitration mode; and means for inputting an opposite state of the first state to the data input pin when the bus is in the arbitration mode.
Claim 18
Dependent Claim 57 words
The arbitration controller of claim 14, further comprising: means for detecting when the bus is in a data mode; means for inputting data to the data input pin when the bus is in the data mode; and means for inputting a driver control signal to the output enable pin when the bus is in the data mode.
Claim 19
Dependent Claim 22 words
The arbitration controller of claim 15, wherein the serial bus complies with the Institute of Electrical and Electronic Engineers (IEEE) 1394 standard.
Claim 20
Dependent Claim 17 words
The arbitration controller of claim 15, wherein the first driver is a low voltage differential signaling driver.
Claim 21
Dependent Claim 14 words
The arbitration controller of claim 15, wherein the first state is a logical 1.

References Cited (Backward Citations)

US5005151A Cited
US5276887A Cited
US5611053A Cited
US5590130A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-01-11 2002-07-13 2003-01-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-01-11 2006-07-13 2007-01-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-01-11 2010-07-13 2011-01-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag