← Back to Patent Explorer
US5844266A Expired / Lapsed US ⏱️ 0.0 years remaining

Buried strap formation in a DRAM trench capacitor

Assignee: Infineon Technologies AG
•
Filing: 1997-06-20
•
Granted: 1998-12-01
•
Expires: 2017-06-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a method for making an electrical connection between a trench storage capacitor and an access transistor in a DRAM cell, the electrical connection is formed through the selectively controlled outdiffusion of either N-type or P-type dopants present in the trench through a single crystalline semiconducting material which is grown by epitaxy (epi) from the trench sidewall. This epitaxially grown single crystalline layer acts as a barrier to excessive dopant outdiffusion which can occur in the processing of conventional DRAMs.

Inventors

  • 👤 Reinhard Stengl
  • 👤 Erwin Hammerl
  • 👤 Herbert L. Ho
  • 👤 Jack A. Mandelman
  • 👤 Radhika Srinivasan
  • 👤 Alvin P. Short

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 05:54
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/0385; H10B12/30; H10B12/37; H10B12/373

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 207 words
A DRAM cell of a type including a trench storage capacitor having a trench formed in a substrate of semiconducting material having a dopant which causes said semiconducting material to be of a first conductivity, said trench being firstly lined with a second semiconducting material having a dopant which causes said second semiconducting material to be of a second conductivity, said dopant of said second conductivity also being partially diffused into said substrate, said trench being secondly lined with a layer of dielectric material and filled with a polysilicon material having a dopant which causes said polysilicon material to be of one of said first and second conductivities, and said trench being recess etched, lined with an oxide collar, and refilled with said polysilicon material which may be either doped or undoped; an access transistor formed on said substrate; and an electrically conductive region in said substrate, which connects said trench storage capacitor to said access transistor; the improvement therewith comprising: a layer of single crystalline semiconducting material disposed in said trench wherein said single crystalline semiconducting material selectively controls the size of said electrically conductive region by limiting the outdiffusion of said dopant through said single crystalline semiconducting material during the formation of said access transistor.
Claim 2
Dependent Claim 207 words
A DRAM cell of a type including a trench storage capacitor having a trench formed in a substrate of semiconducting material having a dopant which causes said semiconducting material to be of a first conductivity, said trench being firstly lined with a second semiconducting material having a dopant which causes said second semiconducting material to be of a second conductivity, said dopant of said second conductivity also being partially diffused into said substrate, said trench being secondly lined with a layer of dielectric material and filled with a polysilicon material having a dopant which causes said polysilicon material to be of one of said first and second conductivities, and said trench being recess etched, lined with an oxide collar, and refilled with said polysilicon material which may be either doped or undoped; an access transistor formed on said substrate; and an electrically conductive region in said substrate, which connects said trench storage capacitor to said access transistor; the improvement therewith comprising: a layer of single crystalline semiconducting material disposed in said trench wherein said single crystalline semiconducting material selectively controls the size of said electrically conductive region by limiting the outdiffusion of said dopant through said single crystalline semiconducting material during the formation of said access transistor.
Claim 3
Dependent Claim 25 words
A DRAM cell according to claim 1, wherein said conductive region is of a size which prevents electrical breakdown with an adjacently located DRAM cell.
Claim 4
Dependent Claim 24 words
A DRAM cell according to claim 1, wherein said single crystalline semiconducting material is grown from a sidewall of said trench by epitaxy (epi).
Claim 5
Dependent Claim 13 words
The DRAM cell according to claim 3, wherein said epitaxy is selective epitaxy.
Claim 6
Dependent Claim 13 words
The DRAM cell according to claim 3, wherein said epitaxy is non-selective epitaxy.

References Cited (Backward Citations)

US5372966A Cited
US5389559A Cited
US5555520A Cited
US5395786A Cited
US5593912A Cited
US5543348A Cited
US5719080A Cited
US5525531A Cited
US5614431A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-11-30 2002-06-01 2002-12-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-11-30 2006-06-01 2006-12-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-11-30 2010-06-01 2010-12-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag