Patent US5825076A successfully refreshed from Google Patents.
US5825076A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit non-etch technique for forming vias in a semiconductor wafer and a semiconductor wafer having vias formed therein using non-etch technique
Assignee: Northrop Grumman Corp
•
Filing: 1996-07-25
•
Granted: 1998-10-20
•
Expires: 2016-07-25
Abstract
Abstract A semiconductor wafer and a method of forming vias in a semiconductor wafer having opposite first and second planar surfaces and predetermined thickness includes forming a plurality of first channels of first predetermined depth along a first direction in the first planar surface of the semiconductor wafer and forming a plurality of second channels of second predetermined depth along a second direction in the second planar surface of the semiconductor wafer. The first and second predetermined depths of the channels are selected such that vias are formed through the semiconductor wafer. The channels may be formed by saw cutting or scribing the planar surfaces of the semiconductor wafer. A plurality of circuit devices may be formed on the first planar surface of the semiconductor wafer prior to forming the plurality of first and second channels. A metallic layer is deposited within the vias and on the first and second planar surfaces to provide electrical connection between the circuit devices and the second planar surface of the semiconductor wafer through the vias.
Inventors
- 👤 Joseph C. Kotvas
- 👤 Saptharishi Sriram
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:08
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10P; H10P54/00; H10W20/0245
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
175 words
A connection method for a semiconductor wafer having opposite first and second planar surfaces and predetermined wafer thickness, the connection method comprising the steps of: a) processing the semiconductor wafer to form circuit devices on the first planar surface of the semiconductor wafer; b) forming a plurality of first channels of first predetermined depth along a first direction in the first planar surface of the semiconductor wafer; c) forming a plurality of second channels of second predetermined depth along a second direction in the second planar surface of the semiconductor wafer, the first and second directions being nonparallel and at least one of the first and second predetermined depths of the plurality of first and second channels being greater than half the predetermined wafer thickness such that vias are formed through the semiconductor wafer; and d) depositing a metallic layer within the vias and on the first and second planar surfaces of the semiconductor wafer to provide electrical connection between the circuit devices and the second planar surface of the semiconductor wafer through the vias.
Claim 2
Dependent Claim
175 words
A connection method for a semiconductor wafer having opposite first and second planar surfaces and predetermined wafer thickness, the connection method comprising the steps of: a) processing the semiconductor wafer to form circuit devices on the first planar surface of the semiconductor wafer; b) forming a plurality of first channels of first predetermined depth along a first direction in the first planar surface of the semiconductor wafer; c) forming a plurality of second channels of second predetermined depth along a second direction in the second planar surface of the semiconductor wafer, the first and second directions being nonparallel and at least one of the first and second predetermined depths of the plurality of first and second channels being greater than half the predetermined wafer thickness such that vias are formed through the semiconductor wafer; and d) depositing a metallic layer within the vias and on the first and second planar surfaces of the semiconductor wafer to provide electrical connection between the circuit devices and the second planar surface of the semiconductor wafer through the vias.
Claim 3
Dependent Claim
30 words
The connection method for a semiconductor wafer of claim 1, wherein said step c) comprises forming the plurality of second channels in the second direction perpendicular to the first direction.
Claim 4
Dependent Claim
30 words
The connection method for a semiconductor wafer of claim 1, wherein said steps b) and c) comprise cutting the semiconductor wafer to form the plurality of first and second channels.
Claim 5
Dependent Claim
30 words
The connection method for a semiconductor wafer of claim 1, wherein said steps b) and c) comprise scribing the semiconductor wafer to form the plurality of first and second channels.
Claim 6
Dependent Claim
33 words
The connection method for a semiconductor wafer of claim 1, wherein the first and second predetermined depths of the plurality of first and second channels are greater than half the predetermined wafer thickness.
Claim 7
Dependent Claim
45 words
The connection method for a semiconductor wafer of claim 1, wherein said step a) comprises processing the semiconductor wafer to form the circuit devices on respective corresponding portions of the first planar surface to be located over respective ones of the plurality of second channels.
Claim 8
Dependent Claim
52 words
The connection method for a semiconductor wafer of claim 1, wherein said step a) comprises processing the semiconductor wafer to form the circuit devices on respective corresponding portions of the first planar surface to be located over corresponding portions of the second planar surface between pairs of the plurality of second channels.
Claim 9
Dependent Claim
17 words
The connection method for a semiconductor wafer of claim 1, wherein the semiconductor wafer comprises silicon carbide.
Claim 10
Independent Claim
119 words
A method of forming vias in a semiconductor wafer having opposite first and second planar surfaces and predetermined wafer thickness, the method comprising the steps of: a) forming a plurality of first channels of first predetermined depth along a first direction in the first planar surface of the semiconductor wafer; and b) forming a plurality of second channels of second predetermined depth along a second direction in the second planar surface of the semiconductor wafer, the first and second directions being nonparallel and at least one of the first and second predetermined depths of the plurality of first and second channels being greater than half the predetermined wafer thickness such that the vias are formed through the semiconductor wafer.
Claim 11
Independent Claim
119 words
A method of forming vias in a semiconductor wafer having opposite first and second planar surfaces and predetermined wafer thickness, the method comprising the steps of: a) forming a plurality of first channels of first predetermined depth along a first direction in the first planar surface of the semiconductor wafer; and b) forming a plurality of second channels of second predetermined depth along a second direction in the second planar surface of the semiconductor wafer, the first and second directions being nonparallel and at least one of the first and second predetermined depths of the plurality of first and second channels being greater than half the predetermined wafer thickness such that the vias are formed through the semiconductor wafer.
Claim 12
Dependent Claim
51 words
The method of forming vias in a semiconductor wafer of claim 9, further comprising the step of: c) depositing a metallic layer within the vias and on the first and second planar surfaces to provide electrical connection between the first and second planar surfaces of the semiconductor wafer through the vias.
Claim 13
Dependent Claim
32 words
The method of forming vias in a semiconductor wafer of claim 9, wherein said step b) comprises forming the plurality of second channels in the second direction perpendicular to the first direction.
Claim 14
Dependent Claim
30 words
The method of forming vias in a semiconductor wafer of claim 9, wherein said steps a) and b) comprise cutting the semiconductor wafer to form the first and second channels.
Claim 15
Dependent Claim
30 words
The method of forming vias in a semiconductor wafer of claim 9, wherein said steps a) and b) comprise scribing the semiconductor wafer to form the first and second channels.
Claim 16
Dependent Claim
35 words
The method of forming vias in a semiconductor wafer of claim 9, wherein the first and second predetermined depths of the plurality of first and second channels are greater than half the predetermined wafer thickness.
Claim 17
Dependent Claim
15 words
The method of forming vias of claim 9, wherein the semiconductor wafer comprises silicon carbide.
Claim 18
Dependent Claim
105 words
A semiconductor wafer having predetermined wafer thickness and opposing first and second planar surfaces comprising: a plurality of first channels of first predetermined depth formed in the first planar surface of the semiconductor wafer along a first direction; and a plurality of second channels of second predetermined depth formed in the second planar surface of the semiconductor wafer in a second direction, said first and second directions being non-parallel and at least one of said first and second predetermined depths of said plurality of first and second channels being greater than half the predetermined wafer thickness such that vias are formed through the semiconductor wafer.
Claim 19
Dependent Claim
105 words
A semiconductor wafer having predetermined wafer thickness and opposing first and second planar surfaces comprising: a plurality of first channels of first predetermined depth formed in the first planar surface of the semiconductor wafer along a first direction; and a plurality of second channels of second predetermined depth formed in the second planar surface of the semiconductor wafer in a second direction, said first and second directions being non-parallel and at least one of said first and second predetermined depths of said plurality of first and second channels being greater than half the predetermined wafer thickness such that vias are formed through the semiconductor wafer.
Claim 20
Dependent Claim
16 words
The semiconductor wafer of claim 16, wherein said first direction is perpendicular to said second direction.
Claim 21
Dependent Claim
17 words
The semiconductor wafer of claim 16, wherein said plurality of first and second channels are saw-cut channels.
Claim 22
Dependent Claim
17 words
The semiconductor wafer of claim 16, wherein said plurality of first and second channels are scribed channels.
Claim 23
Dependent Claim
38 words
The semiconductor wafer of claim 16, further comprising a metallic layer deposited within the vias and on the first and second planar surfaces of the semiconductor wafer to provide electrical connection between the first and second planar surfaces.
References Cited (Backward Citations)
JPS58123738A
Cited
JPS58125836A
Cited
JPS5943557A
Cited
US4839300A
Cited
US5314844A
Cited
JPH05259274A
Cited
US5532174A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-19 | 2002-04-20 | 2002-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-19 | 2006-04-20 | 2006-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-19 | 2010-04-20 | 2010-10-20 | $7700.00 | Window Closed / Lapsed |