Patent US5817550A successfully refreshed from Google Patents.
US5817550A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for formation of thin film transistors on plastic substrates
Assignee: University of California
•
Filing: 1996-03-05
•
Granted: 1998-10-06
•
Expires: 2016-03-05
Abstract
Abstract A process for formation of thin film transistors (TFTs) on plastic substrates replaces standard thin film transistor fabrication techniques, and uses sufficiently lower processing temperatures so that inexpensive plastic substrates may be used in place of standard glass, quartz, and silicon wafer-based substrates. The process relies on techniques for depositing semiconductors, dielectrics, and metals at low temperatures; crystallizing and doping semiconductor layers in the TFT with a pulsed energy source; and creating top-gate self-aligned as well as back-gate TFT structures. The process enables the fabrication of amorphous and polycrystalline channel silicon TFTs at temperatures sufficiently low to prevent damage to plastic substrates. The process has use in large area low cost electronics, such as flat panel displays and portable electronics.
Inventors
- 👤 Paul G. Carey
- 👤 Patrick M. Smith
- 👤 Thomas W. Sigmon
- 👤 Randy C. Aceves
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 13:25
CPC Classifications
H; H10; H10D; H10D86/00; H10D86/01; H10D86/021; H10D86/0221; H10D86/0223; H10D86/0229; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6731; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10D30/6758; H10D86/40; H10D86/60; H10P; H10P14/00; H10P14/20; H10P14/29; H10P14/2901; H10P14/2922; H10P14/32; H10P14/3202; H10P14/3238; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/38; H10P14/3802; H10P14/3808; H10P14/3816; H10P34/00; H10P34/40; H10P34/42; H10D30/6746
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
136 words
A method for fabricating silicon thin film transistors on a low-temperature plastic substrate, comprising: providing a low temperature plastic substrate, forming a first insulating layer on the substrate, forming a layer of amorphous silicon on the first insulating layer, forming a second insulating layer on the amorphous silicon layer, forming a metal layer on the second insulating layer, removing a portion of the metal layer, removing a portion of the second insulating layer so as to leave at least a portion of the silicon layer exposed, doping and crystallizing the exposed silicon layer by pulsed laser processing, providing a third insulating layer on the doped silicon layer and a remaining portion of the metal layer, forming contact vias in the third insulating layer, and forming source, gate, and drain contact and interconnect metalization in the vias.
Claim 2
Independent Claim
136 words
A method for fabricating silicon thin film transistors on a low-temperature plastic substrate, comprising: providing a low temperature plastic substrate, forming a first insulating layer on the substrate, forming a layer of amorphous silicon on the first insulating layer, forming a second insulating layer on the amorphous silicon layer, forming a metal layer on the second insulating layer, removing a portion of the metal layer, removing a portion of the second insulating layer so as to leave at least a portion of the silicon layer exposed, doping and crystallizing the exposed silicon layer by pulsed laser processing, providing a third insulating layer on the doped silicon layer and a remaining portion of the metal layer, forming contact vias in the third insulating layer, and forming source, gate, and drain contact and interconnect metalization in the vias.
Claim 3
Dependent Claim
26 words
The method of claim 1, additionally including converting at least a portion of the amorphous silicon layer to poly-silicon prior to forming the second insulating layer.
Claim 4
Dependent Claim
32 words
The method of claim 2, wherein converting the amorphous silicon to poly-silicon is carried out by directing at least one laser pulse onto at least a portion of the amorphous silicon layer.
Claim 5
Dependent Claim
17 words
The method of claim 3, wherein at least one laser pulse is produced by an excimer laser.
Claim 6
Dependent Claim
21 words
The method of claim 1, wherein the first and second insulating layers are formed of SiO 2 , SiN, or polyamide.
Claim 7
Dependent Claim
28 words
The method of claim 1, wherein the gate metal layer is formed of Al, Cu, Mo, Cr, Ta, W, Ni, Ti, Si, Ti--Si, Al--Si, Al--Cu, Ti--Al, and silicides.
Claim 8
Dependent Claim
30 words
The method of claim 1, wherein the source, gate, and drain interconnect metalization are formed of Al, Cu, Mo, Cr, Ta, W, Ni, Ti, Ti--Si, Al--Si, Al--Cu, Ti--Al, and silicides.
Claim 9
Dependent Claim
40 words
The method of claim 1, wherein the doping of the exposed silicon is carried out in a dopant gas selected from the group consisting of PF 5 , BF 3 , B 2 H 6 , and AsF 5 .
Claim 10
Dependent Claim
31 words
The method of claim 1, wherein the doping is carried out using a predeposited dopant film by a technique selected from the group of ion shower, ion implantion, and CVD deposition.
Claim 11
Dependent Claim
37 words
The method of claim 1, wherein the crystallizing of the exposed silicon is carried out by directing laser pulses thereonto with increasing laser fluences for each of the laser pulses or each group of multiple laser pulses.
Claim 12
Dependent Claim
18 words
The method of claim 10, wherein the laser fluences are in a range of 30-600 mJ/cm 2 .
Claim 13
Dependent Claim
19 words
The method of claim 1, wherein doping and/or crystallization of the exposed silicon is carried out under vacuum conditions.
Claim 14
Dependent Claim
28 words
The method of claim 1, additionally including forming the low-temperature plastic substrate from material selected from the group consisting of PET, E-CTFE, E-TFE, PES, PTFE, FEP, and HDPE.
Claim 15
Dependent Claim
27 words
The method of claim 1, wherein the low temperature plastic substrate is composed of material incapable of withstanding sustained process temperatures of greater than about 250° C.
Claim 16
Dependent Claim
31 words
The method of claim 1, wherein forming the first and second insulating layers and the amorphous silicon layer is carried out using a temperature of not greater than about 100° C.
Claim 17
Dependent Claim
30 words
The method of claim 1, additionally including subjecting the low-temperature plastic substrate to an annealing temperature of about 110° to 150° C. prior to forming the first insulating layer thereon.
References Cited (Backward Citations)
US5254208A
Cited
US5268783A
Cited
JPH05315361A
Cited
US5346850A
Cited
US5555240A
Cited
US5523587A
Cited
US5403762A
Cited
JPH0781919A
Cited
US5395481A
Cited
US5399231A
Cited
US5414276A
Cited
US5456763A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-05 | 2002-04-06 | 2002-10-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-05 | 2006-04-06 | 2006-10-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-05 | 2010-04-06 | 2010-10-06 | $7700.00 | Window Closed / Lapsed |