US5815697A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuits, systems, and methods for reducing microprogram memory power for multiway branching
Assignee: Texas Instruments Inc
•
Filing: 1997-01-09
•
Granted: 1998-09-29
•
Expires: 2017-01-09
Abstract
Abstract A processor embodiment comprises a microprogram memory circuit (12) comprising a number of separately energizable banks (14a, 14b). Each of the number of separately energizable banks is operable to concurrently output at least one microinstruction. The processor further comprises circuitry for forming a microaddress for addressing the microprogram memory. This circuitry includes circuitry (26, 28) for identifying a value of a first bit (A0) and of a second bit (A1), and the microaddress comprises the first bit, the second bit, and a plurality of main bits (20c). Further, the processor includes circuitry for selectively energizing (24, 13a, 13b) a subset of the separately energizable banks in response to the value of the first bit, and the subset is less than the number of separately energizable banks. Still further, the processor includes circuitry (16) for outputting a first set of microinstructions from the subset of the separately energizable banks. Lastly, the processor includes circuitry (18) for selecting a subset of the first set of microinstructions in response to the value of the second bit, wherein the subset is less than the number of the first set of microinstructions.
Inventors
- 👤 Patrick W. Bosshart
- 👤 Jonathan H. Shiell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 00:05
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3802; G06F9/22; G06F9/26; G06F9/262; G06F9/264; G06F9/267; G06F9/3818; G06F9/382; G06F9/3867; G06F9/3875
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
214 words
A processor, comprising: a microprogram memory comprising at least a first bank and a second bank, wherein each of the first and second banks is operable to concurrently output a plurality of microinstructions; circuitry for forming a microaddress for addressing the microprogram memory, said circuitry for forming comprising: circuitry for determining a value of a first bit from among a set including a plurality of condition values and at least one fixed value designated by a current microinstruction, wherein said fixed value is known before the condition values; and circuitry for identifying a value of a second bit, wherein the microaddress comprises the first bit, the second bit, and a plurality of main bits; circuitry responsive to the current microinstruction for determining whether the value of the first bit comprises the fixed value designated by the current microinstruction; and responsive circuitry responsive to said circuitry for determining that the value of the first bit comprises the fixed value, wherein said responsive circuitry comprises: circuitry for selectively energizing the first bank or the second bank in response to the value of the first bit; circuitry for outputting the plurality of microinstructions from the energized bank; and circuitry for selecting one of the plurality of output microinstructions in response to the value of the second bit.
Claim 2
Dependent Claim
214 words
A processor, comprising: a microprogram memory comprising at least a first bank and a second bank, wherein each of the first and second banks is operable to concurrently output a plurality of microinstructions; circuitry for forming a microaddress for addressing the microprogram memory, said circuitry for forming comprising: circuitry for determining a value of a first bit from among a set including a plurality of condition values and at least one fixed value designated by a current microinstruction, wherein said fixed value is known before the condition values; and circuitry for identifying a value of a second bit, wherein the microaddress comprises the first bit, the second bit, and a plurality of main bits; circuitry responsive to the current microinstruction for determining whether the value of the first bit comprises the fixed value designated by the current microinstruction; and responsive circuitry responsive to said circuitry for determining that the value of the first bit comprises the fixed value, wherein said responsive circuitry comprises: circuitry for selectively energizing the first bank or the second bank in response to the value of the first bit; circuitry for outputting the plurality of microinstructions from the energized bank; and circuitry for selecting one of the plurality of output microinstructions in response to the value of the second bit.
Claim 3
Dependent Claim
108 words
The processor of claim 1 wherein each microinstruction includes a first bit select field and a first bit value, said circuitry for identifying a value of a first bit comprises: circuitry for decoding the first bit select field from a first microinstruction; and responsive to said decoding circuitry, circuitry for selecting as the value of the first bit said first bit value of in the first microinstruction if said first bit select field has a Predetermined coding and a value of a one condition value corresponding to a coding of said first bit select field if said first bit select field does not have said predetermined unique coding.
Claim 4
Dependent Claim
115 words
The processor of claim 2 wherein each microinstruction includes a second bit select field and a second bit value, and wherein said circuitry for identifying a value of a second bit comprises: circuitry for decoding the second bit select field from a first microinstruction; and responsive to said circuitry for decoding the second bit select field, circuitry for selecting as the value of the second bit said second bit value of the first microinstruction if said second bit select field has a second predetermined coding and a value of a one condition value corresponding to a coding said second bit select field if said second bit select field does not have said second predetermined coding.
Claim 5
Dependent Claim
130 words
The processor of claim 1 wherein each microinstruction includes a first bit select field, said circuitry for identifying a value of a first bit comprises: circuitry for decoding the first bit select field from a first microinstruction; and responsive to said circuitry for decoding, circuitry for selecting as the value of the first bit a first fixed bit value if said first bit select field has a first predetermined coding, a second fixed bit value opposite to said first fixed bit value if said first bit select field had a second predetermined coding and a value of a one condition value corresponding to a coding of said first bit select field if said first bit select field does not have either said first predetermined coding or said second predetermined coding.
Claim 6
Dependent Claim
138 words
The processor of claim 4 wherein each microinstruction further includes a second bit select field, and wherein said circuitry for identifying a value of a second bit comprises: circuitry for decoding the second bit select field from the first microinstruction; and responsive to said circuitry for decoding a second bit select field, circuitry for selecting as the value of the second bit a third fixed bit value if said second bit select field has a third predetermined coding a fourth fixed bit value opposite to said third fixed bit value if said second bit select field had a fourth predetermined coding and a value of a one condition value corresponding to a coding of said second bit select field if said second bit select field does not have either said third predetermined coding or said fourth predetermined coding.
Claim 7
Dependent Claim
103 words
The processor of claim 1 and further comprising: circuitry for determining whether the value of the second bit comprises a fixed value; responsive to said circuitry for determining that the value of the first bit comprises a fixed value and said circuitry for determining that the value of the second bit comprises a fixed value: circuitry for selectively energizing the first bank or the second bank in response to the value of the first bit; circuitry for outputting two microinstructions from the energized bank; and circuitry for selecting one of the two output microinstructions in response to the value of the second bit.
Claim 8
Dependent Claim
140 words
The processor of claim 1 and further comprising: circuitry for determining whether the value of the second bit comprises a fixed value; responsive to said circuitry for determining that the value of the first bit does not comprise a fixed value and said circuitry for determining that the value of the second bit does not comprise a fixed value: circuitry for energizing the first bank and the second bank to output two microinstructions from each of the first bank and the second bank; circuitry for selecting the plurality of microinstructions from the first bank or the second bank in response to the value of the first bit; and responsive to the value of the second bit, circuitry for selecting one of the plurality of microinstructions from the plurality of microinstructions selected in response to the value of the first bit.
Claim 9
Dependent Claim
141 words
The processor of claim 1 and further comprising: circuitry for determining whether the value of the second bit comprises a fixed value; responsive to said circuitry for determining that the value of the first bit does not comprise a fixed value and said circuitry for determining that the value of the second bit comprises a fixed value: circuitry for energizing the first bank and the second bank to output the plurality of microinstructions from each of the first bank and the second bank; circuitry for selecting one plurality of microinstructions from the first bank or the second bank in response to the value of the first bit; and responsive to the value of the second bit, circuitry for selecting one of the plurality of output microinstructions from the plurality of microinstructions selected in response to the value of the first bit.
Claim 10
Independent Claim
214 words
A method of operating a microprogram memory comprising at least a first bank and a second bank, wherein each of the first and second banks is operable to concurrently output a plurality of microinstructions, said method comprising the steps of: forming a microaddress for addressing the microprogram memory, said forming step comprising the steps of: receiving a microaddress main portion comprising a plurality of main bits; determining a value of a first bit from among a set including a plurality of condition values and at least one fixed value designated by a current microinstruction, wherein said fixed value is known before the condition values; and identifying a value of a second bit, wherein the microaddress comprises the plurality of main bits, the first bit, and the second bit; determining responsive to the current microinstruction whether the value of the first bit comprises the fixed value designated by the current microinstruction; and in response to determining that the value of the first bit comprises the fixed value, the steps of: selectively energizing the first bank or the second bank in response to the value of the first bit; outputting the plurality of microinstructions from the energized bank; and selecting one of the plurality of output microinstructions in response to the value of the second bit.
Claim 11
Independent Claim
214 words
A method of operating a microprogram memory comprising at least a first bank and a second bank, wherein each of the first and second banks is operable to concurrently output a plurality of microinstructions, said method comprising the steps of: forming a microaddress for addressing the microprogram memory, said forming step comprising the steps of: receiving a microaddress main portion comprising a plurality of main bits; determining a value of a first bit from among a set including a plurality of condition values and at least one fixed value designated by a current microinstruction, wherein said fixed value is known before the condition values; and identifying a value of a second bit, wherein the microaddress comprises the plurality of main bits, the first bit, and the second bit; determining responsive to the current microinstruction whether the value of the first bit comprises the fixed value designated by the current microinstruction; and in response to determining that the value of the first bit comprises the fixed value, the steps of: selectively energizing the first bank or the second bank in response to the value of the first bit; outputting the plurality of microinstructions from the energized bank; and selecting one of the plurality of output microinstructions in response to the value of the second bit.
Claim 12
Dependent Claim
106 words
The method of claim 9 wherein each microinstruction includes a first bit select field and a first bit value, and said step of identifying a value of a first bit comprises: decoding the first bit select field from a first microinstruction; and in response to said decoding step, selecting as the value of the first bit said first bit value of in the first microinstruction if said first bit select field has a predetermined coding and a value of a one condition value corresponding to a coding of said first bit select field if said first bit select field does not have said predetermined unique coding.
Claim 13
Dependent Claim
112 words
The method of claim 10 wherein each microinstruction includes a second bit select field and a second bit value, and wherein said step of identifying a value of a second bit comprises: decoding the second bit select field from a first microinstruction; and in response to said step of decoding the second bit select field, selecting as the value of the second bit said second bit value of the first microinstruction if said second bit select field has a second predetermined coding and a value of a one condition value corresponding to a coding said second bit select field if said second bit select field does not have said second predetermined coding.
Claim 14
Dependent Claim
126 words
The method of claim 9 wherein each microinstruction includes a first bit select field, said step of identifying a value of a first bit comprises: decoding the first bit select field from a first microinstruction; and in response to said decoding step, selecting as the value of the first bit a first fixed bit value if said first bit select field has a first Predetermined coding, a second fixed bit value opposite to said first fixed bit value if said first bit select field had a second predetermined coding and a value of a one condition value corresponding to a coding of said first bit select field if said first bit select field does not have either said first Predetermined coding or said second predetermined coding.
Claim 15
Dependent Claim
134 words
The method of claim 12 wherein each microinstruction includes a second bit select field, and wherein said step of identifying a value of a second bit comprises: decoding the second bit select field from the first microinstruction; and in response to said step of decoding a second bit select field, selecting as the value of the second bit a third fixed bit value if said second bit select field has a third predetermined coding, a fourth fixed bit value opposite to said third fixed bit value if said second bit select field had a fourth predetermined coding and a value of a one condition value corresponding to a coding of said second bit select field if said second bit select field does not have either said third predetermined coding or said fourth predetermined coding.
Claim 16
Dependent Claim
96 words
The method of claim 9 and further comprising the steps of: determining whether the value of the second bit comprises a fixed value; in response to determining that the value of the first bit comprises a fixed value and determining that the value of the second bit comprises a fixed value, the steps of: selectively energizing the first bank or the second bank in response to the value of the first bit; outputting two microinstructions from the energized bank; and selecting one of the two output microinstructions in response to the value of the second bit.
Claim 17
Dependent Claim
134 words
The method of claim 9 and further comprising the steps of: determining whether the value of the second bit comprises a fixed value; in response to determining that the value of the first bit does not comprise a fixed value and determining that the value of the second bit does not comprise a fixed value, the steps of: energizing the first bank and the second bank to output two microinstructions from each of the first bank and the second bank; selecting the plurality of microinstructions from the first bank or the second bank in response to the value of the first bit; and in response to the value of the second bit, selecting one of the plurality of microinstructions from the plurality of microinstructions selected in response to the value of the first bit.
Claim 18
Dependent Claim
135 words
The method of claim 9 and further comprising the steps of: determining whether the value of the second bit comprises a fixed value; in response to determining that the value of the first bit does not comprise a fixed value and determining that the value of the second bit comprises a fixed value, the steps of: energizing the first bank and the second bank to output the plurality of microinstructions from each of the first bank and the second bank; selecting one plurality of microinstructions from the first bank or the second bank in response to the value of the first bit; and in response to the value of the second bit, selecting one of the plurality of output microinstructions from the plurality of microinstructions selected in response to the value of the first bit.
References Cited (Backward Citations)
US4587611A
Cited
US4601018A
Cited
US4907192A
Cited
US5036493A
Cited
US5377335A
Cited
US5559986A
Cited
US5404543A
Cited
US5657285A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-28 | 2002-03-30 | 2002-09-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-28 | 2006-03-30 | 2006-09-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-28 | 2010-03-30 | 2010-09-29 | $7700.00 | Window Closed / Lapsed |