Patent US5802540A successfully refreshed from Google Patents.
US5802540A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices
Assignee: Altera Corp
•
Filing: 1995-11-08
•
Granted: 1998-09-01
•
Expires: 2015-11-08
Abstract
Abstract A programmable logic array integrated circuit device has a relatively large block of programmable memory cells in addition to the usual programmable logic modules and the usual programmable interconnection conductor network. In order to simplify the circuitry associated with the large block, and especially the circuitry for addressing that block during programming and/or verification of the device, the address decoder that is normally used to address the block during use of the device to perform logic is also used during programming and/or verification. During programming and/or verification a counter or other similar coded address signal generating circuitry is used to supply address information to the decoder.
Inventors
- 👤 Chiakang Sung
- 👤 Joseph Huang
- 👤 Wanli Chang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 07:18
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/04; G11C8/12; H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17748; H03K19/1776; H03K19/17764
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
241 words
A programmable logic array integrated circuit device comprising: a plurality of memory slices; a decoder for decoding address information applied to said decoder in order to select one of said memory slices which is identified in a predetermined code by said address information; programmable logic for selectively applying said address information to said decoder; a code generator circuit for selectively generating alternative address information which successively identifies each of said slices in said predetermined code; switching circuitry for selectively applying said alternative address information to said decoder in lieu of said address information; a plurality of additional memory slices which are not selectable by said decoder, said memory slices and said additional memory slices being in an ordered sequence in which all of said memory slices are adjacent to one another in a group that is preceded by a first subplurality of said additional memory slices and followed by a second subplurality of said additional memory slices; and a register circuit having a plurality of outputs, each of which is associated with a respective one of said memory slices and said additional memory slices, said outputs being initially in a first state, and progressively and cumulatively changing to a second state in a sequence which corresponds to the sequence of the associated slices, the state of each output of said register circuit that is associated with an additional memory slice having a predetermined effect on operation of that additional memory slice.
Claim 2
Dependent Claim
241 words
A programmable logic array integrated circuit device comprising: a plurality of memory slices; a decoder for decoding address information applied to said decoder in order to select one of said memory slices which is identified in a predetermined code by said address information; programmable logic for selectively applying said address information to said decoder; a code generator circuit for selectively generating alternative address information which successively identifies each of said slices in said predetermined code; switching circuitry for selectively applying said alternative address information to said decoder in lieu of said address information; a plurality of additional memory slices which are not selectable by said decoder, said memory slices and said additional memory slices being in an ordered sequence in which all of said memory slices are adjacent to one another in a group that is preceded by a first subplurality of said additional memory slices and followed by a second subplurality of said additional memory slices; and a register circuit having a plurality of outputs, each of which is associated with a respective one of said memory slices and said additional memory slices, said outputs being initially in a first state, and progressively and cumulatively changing to a second state in a sequence which corresponds to the sequence of the associated slices, the state of each output of said register circuit that is associated with an additional memory slice having a predetermined effect on operation of that additional memory slice.
Claim 3
Dependent Claim
46 words
The device defined in claim 1 further comprising: trigger circuitry, responsive to a first of said outputs that is associated with one of said memory slices changing to said second state, for then initiating operation of said code generator circuit to generate said alternative address information.
Claim 4
Dependent Claim
52 words
The device defined in claim 2 further comprising: synchronizing circuitry for synchronizing operation of said register circuit and said code generator circuit so that said code generator circuit generates said alternative address information for identifying each successive one of said memory slices in synchronism with successive ones of said outputs changing state.
Claim 5
Dependent Claim
46 words
The device defined in claim 3 wherein said code generator circuit completes generating said alternative address information for successively identifying each of said memory slices concurrently with a last of said outputs that is associated with one of said memory slices changing to said second state.
Claim 6
Dependent Claim
76 words
The device defined in claim 1 wherein in said first state each of said outputs that is associated with one of said additional memory slices connects the associated additional memory slice to the preceding additional memory slice in said sequence for transmission of data from said preceding additional memory slice to said associated additional memory slice, and wherein in said second state said output disconnects said associated additional memory slice from said preceding additional memory slice.
Claim 7
Dependent Claim
61 words
The device defined in claim 5 wherein said data includes data for programming said additional memory slices, and wherein each of said additional memory slices stores and is thereby programmed with the data that it received from the preceding additional memory slice in said sequence immediately prior to being disconnected from said preceding additional memory slice by one of said outputs.
Claim 8
Dependent Claim
53 words
The device defined in claim 6 wherein said data additionally includes data for programming said memory slices, and wherein each of said memory slices stores and is thereby programmed with data that is being transmitted through said first subplurality of said additional memory slices when that memory slice is selected by said decoder.
Claim 9
Dependent Claim
76 words
The device defined in claim 1 wherein in said second state each of said outputs that is associated with one of said additional memory slices connects the associated additional memory slice to the preceding additional memory slice in said sequence for transmission of data from said preceding additional memory slice to said associated additional memory slice, and wherein in said first state said output disconnects said associated additional memory slice from said preceding additional memory slice.
Claim 10
Dependent Claim
50 words
The device defined in claim 8 wherein said data is transmitted between connected ones of said additional memory slices in order to verify correctness of the data stored in the first of said additional memory slices in said sequence that is among said connected ones of said additional memory slices.
Claim 11
Dependent Claim
71 words
The device defined in claim 9 wherein when all of said additional memory slices in said second plurality of said additional memory slices are connected for transmission of data, selection of one of said memory slices by said decoder causes data stored in that memory slice to be transmitted through said second subplurality of said memory slices in order to verify correctness of the data stored in the selected memory slice.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-31 | 2002-03-02 | 2002-09-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-31 | 2006-03-02 | 2006-09-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-31 | 2010-03-02 | 2010-09-01 | $7700.00 | Window Closed / Lapsed |