Patent US5801443A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5801443A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device with short circuit prevention and method of manufacturing thereof

Assignee: Mitsubishi Electric Corp
•
Filing: 1997-06-30
•
Granted: 1998-09-01
•
Expires: 2017-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device including a first wiring layer formed on a main surface of a semiconductor substrate, and a first insulating film layer having first and second contact holes which reach the main surface of the semiconductor substrate formed on the first wiring layer. A second wiring layer is formed on the first insulating film layer, and a first electric conductor, connected electrically to the semiconductor substrate, is formed in the first contact hole by self-alignment with respect to the first wiring layer and is isolated electrically from the first wiring layer. A second electric conductor, electrically connecting the second wiring layer to the semiconductor substrate is formed in the second contact hole by self-alignment with respect to the first wiring layer and is isolated electrically from the first wiring layer. A second insulating film layer is formed on the second wiring layer and has a third contact hole which reaches the first contact hole. A first electrode (or third wiring layer), formed on the second insulating film layer and in the third contact hole by self-alignment with respect to the second wiring layer, is electrically connected to the first electric conductor and is electrically insulated from the second wiring layer, since the bit line and gate electrode are not exposed in the contact hole when the contact hole was formed. Therefore, a semiconductor device of high integration is formed without any short circuit between the capacitor electrode and bit line or gate electrode and without any short circuit between the bit line and gate electrode.

Inventors

  • 👤 Yoshikazu Ohno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 05:20
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/315; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/0335; H10B12/48; H10B12/485; H10W20/40; H10W20/41; H10W20/42; H10W20/435

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 196 words
A semiconductor device comprising: a first wiring layer formed on a main surface of a semiconductor substrate, a first insulating film layer formed on said first wiring layer having a first and a second contact hole which reach said main surface of said semiconductor substrate, a second wiring layer formed on said first insulating film layer, a first electric conductor, electrically connected to said semiconductor substrate, formed in said first contact hole, self-aligned with respect to said first wiring layer and electrically isolated from said first wiring layer, a second electric conductor, electrically connecting said second wiring layer to said semiconductor substrate, in said second contact hole, self-aligned with respect to and is electrically isolated from said first wiring layer, a second insulating film layer formed on said first insulating layer and on said second wiring layer and having a third contact hole which reaches said first contact hole, and one of a first electrode and a third wiring layer, formed on said second insulating film layer and in said third contact hole, self-aligned with respect to said second wiring layer, electrically connected to said first electric conductor and electrically isolated from said second wiring layer.
Claim 2
Dependent Claim 196 words
A semiconductor device comprising: a first wiring layer formed on a main surface of a semiconductor substrate, a first insulating film layer formed on said first wiring layer having a first and a second contact hole which reach said main surface of said semiconductor substrate, a second wiring layer formed on said first insulating film layer, a first electric conductor, electrically connected to said semiconductor substrate, formed in said first contact hole, self-aligned with respect to said first wiring layer and electrically isolated from said first wiring layer, a second electric conductor, electrically connecting said second wiring layer to said semiconductor substrate, in said second contact hole, self-aligned with respect to and is electrically isolated from said first wiring layer, a second insulating film layer formed on said first insulating layer and on said second wiring layer and having a third contact hole which reaches said first contact hole, and one of a first electrode and a third wiring layer, formed on said second insulating film layer and in said third contact hole, self-aligned with respect to said second wiring layer, electrically connected to said first electric conductor and electrically isolated from said second wiring layer.
Claim 3
Dependent Claim 43 words
The semiconductor device of claim 1, said first insulating film layer and said second insulating film layer, each further comprising an upper layer and a lower layer, said lower layers comprising silicon nitride or silicon oxynitride and said upper layers comprising silicon dioxide.
Claim 4
Dependent Claim 19 words
The semiconductor device of claim 2, wherein said second wiring layer comprises an upper layer and a lower layer.
Claim 5
Dependent Claim 37 words
The semiconductor device of claim 1, wherein heights of said first electric conductor and said second electric conductor from said semiconductor substrate are substantially equal to a height of said first insulating layer from said semiconductor substrate.
Claim 6
Dependent Claim 37 words
The semiconductor device of claim 1, wherein said one of first electrode and third wiring layer is connected electrically to a upper surface and a side surface of said first electric conductor through said third contact hole.
Claim 7
Dependent Claim 77 words
The semiconductor device of claim 1, wherein said one of first electrode and said third wiring layer, comprises one of a second electrode and a fourth wiring layer formed on said second insulating film layer and a third electric conductor, electrically connecting said second electrode or said fourth wiring layer to said first electric conductor electrically isolated from said second wiring layer, formed in said third contact hole, and self-aligned with respect to said second wiring layer.
Claim 8
Dependent Claim 27 words
The semiconductor device of claim 6, wherein said third electric conductor is electrically connected to said upper surface and said side surface of said first electric conductor.
Claim 9
Dependent Claim 37 words
The semiconductor device of claim 6, wherein said second electrode or said fourth wiring layer comprises a metal or a metal compound and said third electric conductor controls a diffusion of said metal or said metal compound.
Claim 10
Dependent Claim 37 words
The semiconductor device of claim 6, wherein heights of said first electric conductor and said second electric conductor from said semiconductor substrate are substantially equal to a height of said first insulating layer from said semiconductor substrate.

References Cited (Backward Citations)

US5341026A Cited
US5532516A Cited
JPH0575060A Cited
US5631478A Cited
US5500558A Cited
US5717251A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-08-31 2002-03-02 2002-09-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-08-31 2006-03-02 2006-09-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-08-31 2010-03-02 2010-09-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag