Data transfer apparatus fetching reception data at maximum margin of timing

Claim 2

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; clock generating means for supplying a clock to each of said transmitting unit and said receiving unit; and synchronization (sync) transmitting means, in said transmitting unit, for transmitting data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes first variable delay means for receiving and delaying said data from said sync transmitting means and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with said clock, and said data unidentifying time detecting means includes second variable delay means for delaying the output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, reception data fetching means for fetching the output of said second variable delay means synchronously with the clock and generating as said reception data, and timing determining means for fetching output data of said first variable delay means and said third variable delay means synchronously with said clock, determining whether said fetched output data coincides with said reception data and adjusting the delay amounts of said first to third variable delay means in accordance with the determining result.

Claim 3

An apparatus according to claim 1, wherein said transmitting unit includes adjustment data generating means for transmitting specific data to said receiving unit in the adjusting operation, and said receiving unit includes means for setting and holding control information to adjust the delay amounts of the first, second, and third variable delay means in response to an input of said specific data from said transmitting unit.

Claim 4

An apparatus according to claim 1, wherein while said timing determining means transfers arbitrary data in the normal operation, said receiving unit adjusts the delay amount of said first, second, or third variable delay means.

Claim 5

An apparatus according to claim 1, wherein the delay amounts of said second and third variable delay means are equal.

Claim 6

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; clock generating means for supplying a clock to each of said transmitting unit and said receiving unit; and sync transmitting means, in said transmitting unit, for transmitting data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes first variable delay means for receiving and delaying said data from said sync transmitting means and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with said clock, and said data unidentifying time detecting means includes second variable delay means for delaying the output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, local clock generating means for generating a local clock of a different phase synchronously with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data conincides with said reception data and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock in accordance with the determining amount.

Claim 7

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; clock generating means for supplying a clock to each of said transmitting unit and said receiving unit; and sync transmitting means, in said transmitting unit, for transmitting data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes first variable delay means for receiving and delaying said data from said sync transmitting means and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with said clock, and said data unidentifying time detecting means includes second variable delay means for delaying the output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, local clock generating means for generating a local clock of a different phase synchronously with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data conincides with said reception data and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock in accordance with the determining amount.

Claim 8

An apparatus according to claim 5, wherein in the adjusting operation, said transmitting unit transmits specific data to said receiving unit and said receiving unit sets and holds control information to adjust the delay amounts of said first to third variable delay means and the phase of said local clock.

Claim 9

An apparatus according to claim 5, wherein while transferring arbitrary data in the normal operation, said receiving unit adjusts the delay amount of said first, second, or third variable delay means.

Claim 10

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; clock generating means for supplying a clock to each of said transmitting unit and said receiving unit; and sync transmitting means, in said transmitting unit, for transmitting data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes variable delay means for receiving and delaying said data from said sync transmitting means and data unidentifying time detecting means for receiving an output of said variable delay means, adjusting a delay amount of said variable delay means, and generating reception data synchronized with said clock, and said data unidentifying time detecting means includes first fixed delay means for delaying the output of said variable delay means, second fixed delay means for delaying an output of said first fixed delay means, local clock forming means for generating a local clock of a different phase synchronously with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data coincides with said reception data and adjusting the delay amount of said variable delay means and the phase of said local clock in accordance with the determining result.

Claim 11

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; clock generating means for supplying a clock to each of said transmitting unit and said receiving unit; and sync transmitting means, in said transmitting unit, for transmitting data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes variable delay means for receiving and delaying said data from said sync transmitting means and data unidentifying time detecting means for receiving an output of said variable delay means, adjusting a delay amount of said variable delay means, and generating reception data synchronized with said clock, and said data unidentifying time detecting means includes first fixed delay means for delaying the output of said variable delay means, second fixed delay means for delaying an output of said first fixed delay means, local clock forming means for generating a local clock of a different phase synchronously with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data coincides with said reception data and adjusting the delay amount of said variable delay means and the phase of said local clock in accordance with the determining result.

Claim 12

An apparatus according to claim 8, wherein in the adjusting operation, said transmitting unit transmits specific data to said receiving unit and said receiving unit sets and holds control information to adjust the delay amount of said variable delay means and the phase of said local clock.

Claim 13

An apparatus according to claim 8, wherein while transferring arbitrary data in the normal operation, said receiving unit adjusts the delay amount of said variable delay means.

Claim 14

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying the output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; reception data fetching means for fetching the output of said second variable delay means synchronously with the clock and generating as said reception data; and timing determining means for determining whether said fetched output data coincides with said reception data, and for adjusting the delay amounts of said first to third variable delay means in accordance with the determining result.

Claim 15

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying the output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; reception data fetching means for fetching the output of said second variable delay means synchronously with the clock and generating as said reception data; and timing determining means for determining whether said fetched output data coincides with said reception data, and for adjusting the delay amounts of said first to third variable delay means in accordance with the determining result.

Claim 16

A circuit according to claim 11, wherein the delay amounts of said second and third variable delay means are equal.

Claim 17

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying the output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; local clock forming means for generating a local clock of a different phase synchronously with said externally inputted clock; first reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock; second reception data fetching means for fetching an output of said first reception data fetching means synchronously with said clock and generating as said reception data; and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock in accordance with the determining amount.

Claim 18

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying the output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; local clock forming means for generating a local clock of a different phase synchronously with said externally inputted clock; first reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock; second reception data fetching means for fetching an output of said first reception data fetching means synchronously with said clock and generating as said reception data; and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock in accordance with the determining amount.

Claim 19

A data receiving circuit comprising variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said variable delay means, adjusting a delay amount of said variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: first fixed delay means for delaying the output of said variable delay means; second fixed delay means for delaying an output of said first fixed delay means; local clock forming means for generating a local clock of a different phase synchronously with said clock which is inputted externally; first reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock; second reception data fetching means for fetching an output of said first reception data fetching means synchronously with said clock and generating the fetched output as said reception data; and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amount of said variable delay means and the phase of said local clock in accordance with the determining result.

Claim 20

A data receiving circuit comprising variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said variable delay means, adjusting a delay amount of said variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: first fixed delay means for delaying the output of said variable delay means; second fixed delay means for delaying an output of said first fixed delay means; local clock forming means for generating a local clock of a different phase synchronously with said clock which is inputted externally; first reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock; second reception data fetching means for fetching an output of said first reception data fetching means synchronously with said clock and generating the fetched output as said reception data; and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amount of said variable delay means and the phase of said local clock in accordance with the determining result.

Claim 21

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; and clock generating means for supplying a clock to each of said transmitting unit and said receiving unit, wherein said transmitting unit includes (n) sync transmitting means for transmitting data to said receiving unit in (n-bit) parallel synchronously with the clock supplied from said clock generating means, said receiving unit includes first variable delay means for receiving and delaying the first bit position among said parallel data from said (n) sync transmitting means, data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating first-bit reception data synchronized with the clock, fourth variable delay means for receiving and delaying each of the second to n-th bits from said (n) sync transmitting means, and second reception data fetching means for fetching an output of said fourth variable delay means and generating second to n-th bit reception data synchronously with the clock, said data unidentifying time detecting means includes second variable delay means for delaying the output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, reception data fetching means for fetching the output of said second variable delay means synchronously with the clock and generating as said reception data, and timing determining means for fetching output data of said first variable delay means and said third variable delay means synchronously with said clock, determining whether said fetched output data coincides with said reception data and adjusting the delay amounts of said first to third variable delay means in accordance with the determining result, and said timing determining means processing the data of the first bit position adjusts a delay amount of said fourth variable delay means processing each of said second to n-th bit positions.

Claim 22

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; and clock generating means for supplying a clock to each of said transmitting unit and said receiving unit, wherein said transmitting unit includes (n) sync transmitting means for transmitting data to said receiving unit in (n-bit) parallel synchronously with the clock supplied from said clock generating means, said receiving unit includes first variable delay means for receiving and delaying the first bit position among said parallel data from said (n) sync transmitting means, data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating first-bit reception data synchronized with the clock, fourth variable delay means for receiving and delaying each of the second to n-th bits from said (n) sync transmitting means, and second reception data fetching means for fetching an output of said fourth variable delay means and generating second to n-th bit reception data synchronously with the clock, said data unidentifying time detecting means includes second variable delay means for delaying the output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, reception data fetching means for fetching the output of said second variable delay means synchronously with the clock and generating as said reception data, and timing determining means for fetching output data of said first variable delay means and said third variable delay means synchronously with said clock, determining whether said fetched output data coincides with said reception data and adjusting the delay amounts of said first to third variable delay means in accordance with the determining result, and said timing determining means processing the data of the first bit position adjusts a delay amount of said fourth variable delay means processing each of said second to n-th bit positions.

Claim 23

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; and clock generating means for supplying a clock to each of said transmitting unit and said receiving unit, wherein said transmitting unit includes (n) sync transmitting means for transmitting data to said receiving unit in (n-bit) parallel synchronously with the clock supplied from said clock generating means, said receiving unit includes first variable delay means for receiving and delaying the first bit position among said parallel data from said (n) sync transmitting means, data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating first-bit reception data synchronized with the clock, said data unidentifying time detecting means includes second variable delay means for delaying an output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, local clock forming means for generating a local clock of a different phase synchronized with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock in accordance with the determining result, said data unidentifying time detecting means includes fourth variable delay means for receiving and delaying each of said second to n-th bits from said (n) sync transmitting means, third reception data fetching means for fetching an output of said fourth variable delay means synchronously with said local clock, and fourth reception data fetching means for receiving an output of said third reception data fetching means and generating second to n-th bit reception data synchronized with the clock which is inputted from said clock generating means, and said timing determining means processing the first bit position adjusts a delay amount of said fourth variable delay means with respect to each of said second to n-th bit positions.

Claim 24

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; and clock generating means for supplying a clock to each of said transmitting unit and said receiving unit, wherein said transmitting unit includes (n) sync transmitting means for transmitting data to said receiving unit in (n-bit) parallel synchronously with the clock supplied from said clock generating means, said receiving unit includes first variable delay means for receiving and delaying the first bit position among said parallel data from said (n) sync transmitting means, data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating first-bit reception data synchronized with the clock, said data unidentifying time detecting means includes second variable delay means for delaying an output of said first variable delay means, third variable delay means for delaying an output of said second variable delay means, local clock forming means for generating a local clock of a different phase synchronized with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock in accordance with the determining result, said data unidentifying time detecting means includes fourth variable delay means for receiving and delaying each of said second to n-th bits from said (n) sync transmitting means, third reception data fetching means for fetching an output of said fourth variable delay means synchronously with said local clock, and fourth reception data fetching means for receiving an output of said third reception data fetching means and generating second to n-th bit reception data synchronized with the clock which is inputted from said clock generating means, and said timing determining means processing the first bit position adjusts a delay amount of said fourth variable delay means with respect to each of said second to n-th bit positions.

Claim 25

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; and clock generating means for supplying a clock to each of said transmitting unit and said receiving unit, wherein said transmitting unit includes (n) sync transmitting means for transmitting data to said receiving unit in (n-bit) parallel synchronously with the clock supplied, said receiving unit includes first variable delay means for receiving and delaying the first bit position among said parallel data from said (n) sync transmitting means, data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with the clock, said data unidentifying time detecting means includes first fixed delay means for delaying an output of said first variable delay means, second fixed delay means for delaying an output of said first fixed delay means, local clock forming means for generating a local clock of a different phase synchronized with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amounts of said first variable delay means and the phase of said local clock in accordance with the determining result, said data unidentifying time detecting means includes second variable delay means for receiving and delaying each of said second to n-th bits from said (n) sync transmitting means, third reception data fetching means for fetching an output of said second variable delay means synchronously with said local clock, and fourth reception data fetching means for receiving an output of said third reception data fetching means and generating second to n-th bit reception data synchronized with the clock which is inputted from said clock generating means, and said timing determining means processing the first bit position adjusts a delay amount of said second variable delay means with respect to each of said second to n-th bit positions.

Claim 26

A data transfer apparatus comprising: a transmitting unit; a receiving unit; means for connecting said transmitting unit and said receiving unit; operating state control means for generating a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; and clock generating means for supplying a clock to each of said transmitting unit and said receiving unit, wherein said transmitting unit includes (n) sync transmitting means for transmitting data to said receiving unit in (n-bit) parallel synchronously with the clock supplied, said receiving unit includes first variable delay means for receiving and delaying the first bit position among said parallel data from said (n) sync transmitting means, data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with the clock, said data unidentifying time detecting means includes first fixed delay means for delaying an output of said first variable delay means, second fixed delay means for delaying an output of said first fixed delay means, local clock forming means for generating a local clock of a different phase synchronized with the clock which is inputted from said clock generating means, first reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock, second reception data fetching means for fetching an output of said first reception data fetching means synchronously with the clock which is inputted from said clock generating means and generating as said reception data, and timing determining means for determining whether said fetched output data coincides with said reception data, and adjusting the delay amounts of said first variable delay means and the phase of said local clock in accordance with the determining result, said data unidentifying time detecting means includes second variable delay means for receiving and delaying each of said second to n-th bits from said (n) sync transmitting means, third reception data fetching means for fetching an output of said second variable delay means synchronously with said local clock, and fourth reception data fetching means for receiving an output of said third reception data fetching means and generating second to n-th bit reception data synchronized with the clock which is inputted from said clock generating means, and said timing determining means processing the first bit position adjusts a delay amount of said second variable delay means with respect to each of said second to n-th bit positions.

Claim 27

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying an output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; first reception data fetching means for fetching the output of said first variable delay means synchronously with the clock; second reception data fetching means for fetching an output of said second variable delay means synchronously with the clock and generating the fetched output as said reception data; third reception data fetching means for fetching an output of said third variable delay means synchronously with the clock; first comparing means for comparing logic values of outputs of said first and second reception data fetching means; second comparing means for comparing logic values of outputs of said second and third reception data fetching means; and delay amount adjusting means for receiving comparison results of said first and second comparing means and adjusting the delay amounts of said first to third variable delay means.

Claim 28

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying an output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; first reception data fetching means for fetching the output of said first variable delay means synchronously with the clock; second reception data fetching means for fetching an output of said second variable delay means synchronously with the clock and generating the fetched output as said reception data; third reception data fetching means for fetching an output of said third variable delay means synchronously with the clock; first comparing means for comparing logic values of outputs of said first and second reception data fetching means; second comparing means for comparing logic values of outputs of said second and third reception data fetching means; and delay amount adjusting means for receiving comparison results of said first and second comparing means and adjusting the delay amounts of said first to third variable delay means.

Claim 29

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying an output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; local clock forming means for generating a local clock of a different phase synchronized with said clock; first reception data fetching means for fetching the output of said first variable delay means synchronously with said local clock; second reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock; third reception data fetching means for fetching an output of said third variable delay means synchronously with the local clock; fourth reception data fetching means for fetching an output of said second reception data fetching means synchronously with said clock and generating the fetched output as said reception data; first comparing means for comparing logic values of outputs of said first and second reception data fetching means; second comparing means for comparing logic values of outputs of said second and third reception data fetching means; and delay amount adjusting means for receiving comparison results of said first and second comparing means and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock.

Claim 30

A data receiving circuit comprising first variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said first variable delay means, adjusting a delay amount of said first variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: second variable delay means for delaying an output of said first variable delay means; third variable delay means for delaying an output of said second variable delay means; local clock forming means for generating a local clock of a different phase synchronized with said clock; first reception data fetching means for fetching the output of said first variable delay means synchronously with said local clock; second reception data fetching means for fetching the output of said second variable delay means synchronously with said local clock; third reception data fetching means for fetching an output of said third variable delay means synchronously with the local clock; fourth reception data fetching means for fetching an output of said second reception data fetching means synchronously with said clock and generating the fetched output as said reception data; first comparing means for comparing logic values of outputs of said first and second reception data fetching means; second comparing means for comparing logic values of outputs of said second and third reception data fetching means; and delay amount adjusting means for receiving comparison results of said first and second comparing means and adjusting the delay amounts of said first to third variable delay means and the phase of said local clock.

Claim 31

A data receiving circuit comprising variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said variable delay means, adjusting a delay amount of said variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: first fixed delay means for delaying an output of said variable delay means; second fixed delay means for delaying an output of said first fixed delay means; local clock generating means for generating a local clock of a different phase synchronized with the clock which is inputted externally; first reception data fetching means for fetching the output of said variable delay means synchronously with said local clock; second reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock; third reception data fetching means for fetching an output of said second fixed delay means synchronously with said local clock; fourth reception data fetching means for fetching an output of said second reception data fetching means synchronously with said clock and generating as said reception data; first comparing means for comparing logic values of outputs of said first and second reception data fetching means; second comparing means for comparing logic values of output of said second and third reception data fetching means; and delay amount adjusting means for receiving comparison results of said first and second comparing means and adjusting the delay amount of said variable delay means and the phase of said local clock.

Claim 32

A data receiving circuit comprising variable delay means for receiving and delaying data and data unidentifying time detecting means for receiving an output of said variable delay means, adjusting a delay amount of said variable delay means, and generating reception data synchronized with a clock which is inputted externally, wherein said data unidentifying time detecting means includes: first fixed delay means for delaying an output of said variable delay means; second fixed delay means for delaying an output of said first fixed delay means; local clock generating means for generating a local clock of a different phase synchronized with the clock which is inputted externally; first reception data fetching means for fetching the output of said variable delay means synchronously with said local clock; second reception data fetching means for fetching the output of said first fixed delay means synchronously with said local clock; third reception data fetching means for fetching an output of said second fixed delay means synchronously with said local clock; fourth reception data fetching means for fetching an output of said second reception data fetching means synchronously with said clock and generating as said reception data; first comparing means for comparing logic values of outputs of said first and second reception data fetching means; second comparing means for comparing logic values of output of said second and third reception data fetching means; and delay amount adjusting means for receiving comparison results of said first and second comparing means and adjusting the delay amount of said variable delay means and the phase of said local clock.

Claim 33

A data transfer apparatus comprising: a transmitting unit; a receiving unit; a data transfer line connecting said transmitting unit and said receiving unit; an operating state control circuit configured to generate a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; a clock generating circuit configured to supply a clock to each of said transmitting unit and said receiving unit; and a synchronization (sync) transmitting circuit, in said transmitting unit, configured to transmit data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes a first variable delay circuit configured to receive and delay said data from said sync transmitting circuit and a data unidentifying time detecting circuit configured to receive an output of said first variable delay circuit, adjust a delay amount of said first variable delay circuit, and generate reception data synchronized with said clock, and said data unidentifying time detecting circuit includes a second variable delay circuit configured to delay the output of said first variable delay circuit, a third variable delay circuit configured to delay an output of said second variable delay circuit, a reception data fetching circuit configured to fetch the output of said second variable delay circuit synchronously with the clock and generating as said reception data, and a timing determining circuit configured to fetch output data of said first variable delay circuit and said third variable delay circuit synchronously with said clock, determine whether said fetched output data coincides with said reception data and adjust the delay amounts of said first to third variable delay circuits in accordance with the determining result.

Claim 34

A data transfer apparatus comprising: a transmitting unit; a receiving unit; a data transfer line connecting said transmitting unit and said receiving unit; an operating state control circuit configured to generate a signal to select an adjusting operation or a normal operation to each of said transmitting unit and said receiving unit; a clock generating circuit configured to supply a clock to each of said transmitting unit and said receiving unit; and a synchronization (sync) transmitting circuit, in said transmitting unit, configured to transmit data to said receiving unit synchronously with the clock supplied to said transmitting unit, wherein said receiving unit includes a first variable delay circuit configured to receive and delay said data from said sync transmitting circuit and a data unidentifying time detecting circuit configured to receive an output of said first variable delay circuit, adjust a delay amount of said first variable delay circuit, and generate reception data synchronized with said clock, and said data unidentifying time detecting circuit includes a second variable delay circuit configured to delay the output of said first variable delay circuit, a third variable delay circuit configured to delay an output of said second variable delay circuit, a reception data fetching circuit configured to fetch the output of said second variable delay circuit synchronously with the clock and generating as said reception data, and a timing determining circuit configured to fetch output data of said first variable delay circuit and said third variable delay circuit synchronously with said clock, determine whether said fetched output data coincides with said reception data and adjust the delay amounts of said first to third variable delay circuits in accordance with the determining result.

Claim 35

An apparatus according to claim 21, wherein said transmitting unit includes an adjustment data generating circuit configured to transmit specific data to said receiving unit in the adjusting operation, and said receiving unit includes a circuit configured to set and hold control information to adjust the delay amounts of the first, second, and third variable delay circuits in response to an input of said specific data from said transmitting unit.

Claim 36

An apparatus according to claim 21, wherein while said timing determining circuit transfers arbitrary data in the normal operation, said receiving unit adjusts the delay amount of said first, second, or third variable delay circuits.