US5786263A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming a trench isolation structure in an integrated circuit
Assignee: NXP USA Inc
•
Filing: 1995-04-04
•
Granted: 1998-07-28
•
Expires: 2015-04-04
Abstract
Abstract The reliability of integrated circuits fabricated with trench isolation is improved by forming a trench isolation structure with a void-free trench plug (36). In one embodiment, a polysilicon layer (28) is formed within a trench (22) and then subsequently oxidized to form a first dielectric layer (30). The first dielectric layer (30) is then etched and a second dielectric layer (34) is subsequently formed over the etched dielectric layer (32). A portion of the second dielectric layer (34) is then removed using chemical-mechanical polishing to form a void-free trench plug (36) within the trench (22). In addition, reliability is also improved by minimizing subsequent etching of trench plug (36) after it has been formed.
Inventors
- 👤 Asanga H. Perera
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:22
CPC Classifications
H; H10; H10D; H10D84/00; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/10; H10W10/17
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
234 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate; forming a buffer layer overlying the semiconductor substrate; forming an oxidation resistant layer overlying the buffer layer; patterning the oxidation resistant layer and the buffer layer to leave a remaining portion of the oxidation resistant layer overlying a remaining portion of the buffer layer, and to form an exposed portion of the semiconductor substrate; etching the exposed portion of the semiconductor substrate to form a trench, the trench having a trench bottom and a trench sidewall; forming a silicon layer within the trench and overlying the remaining portion of the oxidation resistant layer, the silicon layer having a thickness insufficient to fill the trench; oxidizing the silicon layer to form a first dielectric layer, the first dielectric layer overlying the remaining portion of the oxidation resistant layer and lying within the trench, the first dielectric layer having a thickness insufficient to fill the trench; etching the first dielectric layer to form an etched dielectric layer, where the etched dielectric layer overlies the remaining portion of the oxidation resistant layer, trench sidewall, and the entirety of the trench bottom; forming a second dielectric layer overlying the etched dielectric layer; removing a portion of the second dielectric layer to form a trench plug within the trench; and removing the remaining portion of the oxidation resistant layer.
Claim 2
Independent Claim
234 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate; forming a buffer layer overlying the semiconductor substrate; forming an oxidation resistant layer overlying the buffer layer; patterning the oxidation resistant layer and the buffer layer to leave a remaining portion of the oxidation resistant layer overlying a remaining portion of the buffer layer, and to form an exposed portion of the semiconductor substrate; etching the exposed portion of the semiconductor substrate to form a trench, the trench having a trench bottom and a trench sidewall; forming a silicon layer within the trench and overlying the remaining portion of the oxidation resistant layer, the silicon layer having a thickness insufficient to fill the trench; oxidizing the silicon layer to form a first dielectric layer, the first dielectric layer overlying the remaining portion of the oxidation resistant layer and lying within the trench, the first dielectric layer having a thickness insufficient to fill the trench; etching the first dielectric layer to form an etched dielectric layer, where the etched dielectric layer overlies the remaining portion of the oxidation resistant layer, trench sidewall, and the entirety of the trench bottom; forming a second dielectric layer overlying the etched dielectric layer; removing a portion of the second dielectric layer to form a trench plug within the trench; and removing the remaining portion of the oxidation resistant layer.
Claim 3
Dependent Claim
26 words
The method of claim 1, further comprising the step of annealing the etched dielectric layer in an oxidizing ambient prior to forming the second dielectric layer.
Claim 4
Dependent Claim
15 words
The method of claim 1, further comprising the step of annealing the second dielectric layer.
Claim 5
Dependent Claim
22 words
The method of claim 1, wherein the step of forming the silicon layer is further characterized as forming a layer of polysilicon.
Claim 6
Dependent Claim
23 words
The method of claim 1, wherein the step of forming the silicon layer is further characterized as forming a layer of amorphous silicon.
Claim 7
Dependent Claim
28 words
The method of claim 1, wherein the step of removing the portion of the second dielectric layer comprises the step of chemically mechanically polishing the second dielectric layer.
Claim 8
Dependent Claim
26 words
The method of claim 1, wherein the step of forming the second dielectric layer is further characterized as depositing a dielectric layer comprising silicon and oxygen.
Claim 9
Dependent Claim
29 words
The method of claim 1, wherein the step of forming the silicon layer is further characterized as depositing a silicon layer abutting the trench sidewall and the trench bottom.
Claim 10
Dependent Claim
30 words
The method of claim 1, wherein the step of etching the first dielectric layer is further characterized as isotropically etching the first dielectric layer to form the etched dielectric layer.
Claim 11
Dependent Claim
24 words
The method of claim 1, wherein the step of forming the oxidation resistant layer is further characterized as depositing a layer of silicon nitride.
Claim 12
Dependent Claim
29 words
The method of claim 1, wherein the step of forming the buffer layer comprises the step of oxidizing the semiconductor substrate to form a layer of thermal silicon dioxide.
Claim 13
Dependent Claim
34 words
The method of claim 1, wherein the step of removing the remaining portion of the oxidation resistant layer is further characterized as etching the remaining portion of the oxidation resistant layer in phosphoric acid.
Claim 14
Independent Claim
318 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate; forming a buffer layer overlying the semiconductor substrate; forming an oxidation resistant layer overlying the buffer layer; patterning the oxidation resistant layer and the buffer layer to leave a remaining portion of the oxidation resistant layer overlying a remaining portion of the buffer layer, and to form a first exposed portion of the semiconductor substrate; etching the first exposed portion of the semiconductor substrate to form a trench, the trench having a trench bottom and a trench sidewall; forming a silicon layer within the trench and overlying the remaining portion of the oxidation resistant layer, the silicon layer having a thickness insufficient to fill the trench; oxidizing the silicon layer to form a first dielectric layer, the first dielectric layer overlying the remaining portion of the oxidation resistant layer and lying within the trench, the first dielectric layer having a thickness insufficient to fill the trench; etching the first dielectric layer to form an etched dielectric layer, wherein the etched dielectric layer overlies the remaining portion of the oxidation resistant layer, the trench sidewall, and the entirety of the trench bottom; forming a second dielectric layer overlying the etched dielectric layer; removing a portion of the second dielectric layer to form a trench plug within the trench; removing the remaining portion of the oxidation resistant layer to expose the remaining portion of the buffer layer; annealing the remaining portion of the buffer layer in an oxidizing ambient to form a sacrificial oxide layer underlying the remaining of the buffer layer, wherein the sacrificial layer is formed after the remaining portion of the oxidation resistant layer has been removed; removing the sacrificial oxide layer to form a second exposed portion of the semiconductor substrate; and forming a gate dielectric layer overlying the second exposed portion of the semiconductor substrate.
Claim 15
Independent Claim
318 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate; forming a buffer layer overlying the semiconductor substrate; forming an oxidation resistant layer overlying the buffer layer; patterning the oxidation resistant layer and the buffer layer to leave a remaining portion of the oxidation resistant layer overlying a remaining portion of the buffer layer, and to form a first exposed portion of the semiconductor substrate; etching the first exposed portion of the semiconductor substrate to form a trench, the trench having a trench bottom and a trench sidewall; forming a silicon layer within the trench and overlying the remaining portion of the oxidation resistant layer, the silicon layer having a thickness insufficient to fill the trench; oxidizing the silicon layer to form a first dielectric layer, the first dielectric layer overlying the remaining portion of the oxidation resistant layer and lying within the trench, the first dielectric layer having a thickness insufficient to fill the trench; etching the first dielectric layer to form an etched dielectric layer, wherein the etched dielectric layer overlies the remaining portion of the oxidation resistant layer, the trench sidewall, and the entirety of the trench bottom; forming a second dielectric layer overlying the etched dielectric layer; removing a portion of the second dielectric layer to form a trench plug within the trench; removing the remaining portion of the oxidation resistant layer to expose the remaining portion of the buffer layer; annealing the remaining portion of the buffer layer in an oxidizing ambient to form a sacrificial oxide layer underlying the remaining of the buffer layer, wherein the sacrificial layer is formed after the remaining portion of the oxidation resistant layer has been removed; removing the sacrificial oxide layer to form a second exposed portion of the semiconductor substrate; and forming a gate dielectric layer overlying the second exposed portion of the semiconductor substrate.
Claim 16
Dependent Claim
30 words
The method of claim 13, wherein the step of etching the first dielectric layer is further characterized as isotropically etching the first dielectric layer to form the etched dielectric layer.
Claim 17
Dependent Claim
26 words
The method of claim 13, further comprising the step of annealing the etched dielectric layer in an oxidizing ambient prior to forming the second dielectric layer.
Claim 18
Dependent Claim
15 words
The method of claim 13, further comprising the step of annealing the second dielectric layer.
Claim 19
Dependent Claim
22 words
The method of claim 13, wherein the step of forming the silicon layer is further characterized as forming a layer of polysilicon.
Claim 20
Dependent Claim
23 words
The method of claim 13, wherein the step of forming the silicon layer is further characterized as forming a layer of amorphous silicon.
Claim 21
Dependent Claim
28 words
The method of claim 13, wherein the step of removing the portion of the second dielectric layer comprises the step of chemically mechanically polishing the second dielectric layer.
Claim 22
Dependent Claim
26 words
The method of claim 13, wherein the step of forming the second dielectric layer is further characterized as depositing a dielectric layer comprising silicon and oxygen.
Claim 23
Dependent Claim
29 words
The method of claim 13, wherein the step of forming the silicon layer is further characterized as depositing a silicon layer abutting the trench sidewall and the trench bottom.
Claim 24
Dependent Claim
24 words
The method of claim 13, wherein the step of forming the oxidation resistant layer is further characterized as depositing a layer of silicon nitride.
Claim 25
Dependent Claim
29 words
The method of claim 13, wherein the step of forming the buffer layer comprises the step of oxidizing the semiconductor substrate to form a layer of thermal silicon dioxide.
Claim 26
Dependent Claim
34 words
The method of claim 13, wherein the step of removing the remaining portion of the oxidation resistant layer is further characterized as etching the remaining portion of the oxidation resistant layer in phosphoric acid.
Claim 27
Dependent Claim
24 words
The method of claim 13, wherein the step of removing the sacrificial oxide layer is further characterized as isotropically etching the sacrificial oxide layer.
References Cited (Backward Citations)
US4523369A
Cited
US4714520A
Cited
US4666556A
Cited
US4927780A
Cited
US5175123A
Cited
US5112772A
Cited
US5246537A
Cited
US5387540A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-27 | 2002-01-26 | 2002-07-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-27 | 2006-01-26 | 2006-07-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-27 | 2010-01-26 | 2010-07-28 | $7700.00 | Window Closed / Lapsed |