Patent US3134868A successfully refreshed from Google Patents.
Patent US4970488A successfully refreshed from Google Patents.
Patent US5780922A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5780922A Expired / Lapsed US ⏱️ 0.0 years remaining

Ultra-low phase noise GE MOSFETs

Assignee: University of California
•
Filing: 1996-11-27
•
Granted: 1998-07-14
•
Expires: 2016-11-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A germanium-based field effect transistor has a passivation layer of aluminum oxide below a germanium channel and aluminum oxide gate oxide layer formed over the channel. The aluminum oxide layers are treated to reduce the density of surface state impurities, particularly arsenic released in the oxide layer as a result of forming the oxide layer. The low surface state germanium channel has very low phase noise and is suitable for use as a local oscillator in a heterodyne receiver.

Inventors

  • 👤 Umesh Kumar Mishra
  • 👤 Steven P. DenBaars

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 19:46
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/691; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/6739; H10D30/674; H10D30/6741; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D64/01; H10D64/013; H10D64/01356; H10D64/667; H10D84/00; H10D84/01; H10D84/02; H10D84/03; H10D86/00; H10D86/01; H10D64/017

Claims Analysis

Total Claims: 41
Claim 1
Independent Claim 59 words
A germanium field effect semiconductor device, comprising: an aluminum oxide passivation layer; a germanium channel region deposited over the passivation layer; a gate oxide layer, the gate oxide layer being a layer of aluminum oxide, formed over the channel region; and a controlling layer in contact with the passivation layer for controlling excess arsenic atoms in the passivation layer.
Claim 2
Dependent Claim 59 words
A germanium field effect semiconductor device, comprising: an aluminum oxide passivation layer; a germanium channel region deposited over the passivation layer; a gate oxide layer, the gate oxide layer being a layer of aluminum oxide, formed over the channel region; and a controlling layer in contact with the passivation layer for controlling excess arsenic atoms in the passivation layer.
Claim 3
Dependent Claim 18 words
The device of claim 1, wherein the controlling layer comprises an n-type layer deposited below the passivation layer.
Claim 4
Dependent Claim 28 words
The device of claim 2, wherein the n-type layer is formed from the group consisting of germanium, gallium arsenide, aluminum gallium arsenide, indium gallium arsenide, and indium phosphide.
Claim 5
Dependent Claim 39 words
The device of claim 1, wherein the controlling layer comprises a vacancy semiconductor layer deposited under the first layer of aluminum arsenide, the vacancy semiconductor layer having vacancies so as to attract the excess arsenic from the passivation layer.
Claim 6
Dependent Claim 24 words
The device of claim 4, wherein the vacancy semiconductor layer comprises a low temperature growth layer of gallium arsenide deposited below the passivation layer.
Claim 7
Dependent Claim 37 words
The device of claim 1, wherein the controlling layer comprises a semiconductor barrier layer deposited between the passivation layer and the channel region so as to prevent the excess arsenic atoms from migrating into the channel region.
Claim 8
Dependent Claim 32 words
The device of claim 6, wherein the semiconductor barrier layer is formed from the group consisting of aluminum gallium arsenide, indium gallium phosphide, gallium nitride, indium phosphide, and aluminum gallium indium phosphide.
Claim 9
Dependent Claim 27 words
The device of claim 1, further comprising a controlling layer in contact with the gate oxide layer for controlling excess arsenic atoms in the gate oxide layer.
Claim 10
Dependent Claim 19 words
The device of claim 8, wherein the controlling layer comprises an n-type layer deposited over the gate oxide layer.
Claim 11
Dependent Claim 27 words
The device of claim 9, wherein the n-type layer is formed from the group consisting of germanium, gallium arsenide, aluminum gallium arsenide, gallium nitride, and indium phosphide.
Claim 12
Dependent Claim 40 words
The device of claim 8, wherein the controlling layer comprises a vacancy semiconductor layer deposited over the second layer of aluminum arsenide, the vacancy semiconductor layer having vacancies so as to attract the excess arsenic from the gate oxide layer.
Claim 13
Dependent Claim 25 words
The device of claim 11, wherein the vacancy semiconductor layer comprises a low temperature growth layer of gallium arsenide deposited over the gate oxide layer.
Claim 14
Dependent Claim 38 words
The device of claim 8, wherein the controlling layer comprises a semiconductor barrier layer deposited between the channel region and the gate oxide layer so as to prevent the excess arsenic atoms from migrating into the channel region.
Claim 15
Dependent Claim 24 words
The device of claim 13, wherein the semiconductor barrier layer is formed from the group consisting of aluminum gallium arsenide and indium gallium phosphide.
Claim 16
Dependent Claim 18 words
The device of claim 8, wherein the controlling layer comprises an n-type layer deposited below the passivation layer.
Claim 17
Dependent Claim 28 words
The device of claim 15, wherein the n-type layer is formed from the group consisting of germanium, gallium arsenide, aluminum gallium arsenide, indium gallium arsenide, and indium phosphide.
Claim 18
Dependent Claim 39 words
The device of claim 8, wherein the controlling layer comprises a vacancy semiconductor layer deposited under the first layer of aluminum arsenide, the vacancy semiconductor layer having vacancies so as to attract the excess arsenic from the passivation layer.
Claim 19
Dependent Claim 24 words
The device of claim 17, wherein the vacancy semiconductor layer comprises a low temperature growth layer of gallium arsenide deposited below the passivation layer.
Claim 20
Dependent Claim 37 words
The device of claim 8, wherein the controlling layer comprises a semiconductor barrier layer deposited between the passivation layer and the channel region so as to prevent the excess arsenic atoms from migrating into the channel region.
Claim 21
Dependent Claim 32 words
The device of claim 19, wherein the semiconductor barrier layer is formed from the group consisting of aluminum gallium arsenide, indium gallium phosphide, gallium nitride, indium phosphide, and aluminum gallium indium phosphide.
Claim 22
Dependent Claim 27 words
A germanium field effect device, comprising: a passivation layer of hydrogenated aluminum oxide; a germanium channel region deposited over the passivation layer; and source and drain regions.
Claim 23
Dependent Claim 27 words
A germanium field effect device, comprising: a passivation layer of hydrogenated aluminum oxide; a germanium channel region deposited over the passivation layer; and source and drain regions.
Claim 24
Dependent Claim 27 words
The device of claim 21, further comprising a gate oxide layer of hydrogenated aluminum oxide formed over the germanium channel region from a second aluminum arsenide layer.
Claim 25
Dependent Claim 69 words
A germanium field effect transistor, comprising: a substrate; a passivation layer of hydrogenated aluminum oxide formed over the substrate; a germanium channel region overlying the passivation layer; a gate oxide layer of hydrogenated aluminum oxide overlying the channel region; source and drain regions in electrical contact with the channel region; and individual metallized electrical contacts for each of the gate oxide layer, the source region and the drain region.
Claim 26
Dependent Claim 69 words
A germanium field effect transistor, comprising: a substrate; a passivation layer of hydrogenated aluminum oxide formed over the substrate; a germanium channel region overlying the passivation layer; a gate oxide layer of hydrogenated aluminum oxide overlying the channel region; source and drain regions in electrical contact with the channel region; and individual metallized electrical contacts for each of the gate oxide layer, the source region and the drain region.
Claim 27
Dependent Claim 27 words
The transistor of claim 23, further comprising a first n-type semiconductor layer underlying the passivation layer and a second n-type semiconductor layer overlying the gate oxide layer.
Claim 28
Dependent Claim 30 words
The transistor of claim 23, wherein the transistor further comprises a first semiconductor vacancy layer underlying the passivation layer and a second semiconductor vacancy layer overlying the gate oxide layer.
Claim 29
Dependent Claim 52 words
The transistor of claim 23, wherein the transistor further comprises a first semiconductor barrier layer deposited between the passivation layer and the channel region and a second semiconductor barrier deposited between the channel region and the gate oxide layer so as to prevent excess arsenic atoms from migrating into the channel region.
Claim 30
Dependent Claim 56 words
A germanium field effect transistor having a source and a drain, manufactured by a method comprising the steps of: forming a first layer of aluminum arsenide; depositing a channel layer of crystalline germanium over the first layer of aluminum arsenide; and oxidizing the first layer of aluminum arsenide to create a passivation layer of aluminum oxide.
Claim 31
Dependent Claim 56 words
A germanium field effect transistor having a source and a drain, manufactured by a method comprising the steps of: forming a first layer of aluminum arsenide; depositing a channel layer of crystalline germanium over the first layer of aluminum arsenide; and oxidizing the first layer of aluminum arsenide to create a passivation layer of aluminum oxide.
Claim 32
Dependent Claim 77 words
A germanium field effect transistor, manufactured by a method comprising the steps of: depositing a first layer of crystalline aluminum arsenide; depositing a channel layer of crystalline germanium over the first layer of aluminum arsenide; depositing a second layer of crystalline aluminum arsenide over the channel layer of germanium; and oxidizing the first and second layers of crystalline aluminum arsenide to create a passivation layer of aluminum oxide and a gate oxide layer of aluminum oxide respectively.
Claim 33
Dependent Claim 77 words
A germanium field effect transistor, manufactured by a method comprising the steps of: depositing a first layer of crystalline aluminum arsenide; depositing a channel layer of crystalline germanium over the first layer of aluminum arsenide; depositing a second layer of crystalline aluminum arsenide over the channel layer of germanium; and oxidizing the first and second layers of crystalline aluminum arsenide to create a passivation layer of aluminum oxide and a gate oxide layer of aluminum oxide respectively.
Claim 34
Dependent Claim 61 words
A germanium field effect semiconductor device, comprising: an aluminum oxide passivation layer; a germanium channel region deposited over the passivation layer; a gate oxide layer, the gate oxide layer being a layer of aluminum oxide, formed over the channel region; and a controlling layer in contact with the gate oxide layer for controlling excess arsenic atoms in the gate oxide layer.
Claim 35
Dependent Claim 61 words
A germanium field effect semiconductor device, comprising: an aluminum oxide passivation layer; a germanium channel region deposited over the passivation layer; a gate oxide layer, the gate oxide layer being a layer of aluminum oxide, formed over the channel region; and a controlling layer in contact with the gate oxide layer for controlling excess arsenic atoms in the gate oxide layer.
Claim 36
Dependent Claim 19 words
The device of claim 29, wherein the controlling layer comprises an n-type layer deposited over the gate oxide layer.
Claim 37
Dependent Claim 27 words
The device of claim 30, wherein the n-type layer is formed from the group consisting of germanium, gallium arsenide, aluminum gallium arsenide, gallium nitride, and indium phosphide.
Claim 38
Dependent Claim 40 words
The device of claim 29, wherein the controlling layer comprises a vacancy semiconductor layer deposited over the second layer of aluminum arsenide, the vacancy semiconductor layer having vacancies so as to attract the excess arsenic from the gate oxide layer.
Claim 39
Dependent Claim 25 words
The device of claim 32, wherein the vacancy semiconductor layer comprises a low temperature growth layer of gallium arsenide deposited over the gate oxide layer.
Claim 40
Dependent Claim 38 words
The device of claim 29, wherein the controlling layer comprises a semiconductor barrier layer deposited between the channel region and the gate oxide layer so as to prevent the excess arsenic atoms from migrating into the channel region.
Claim 41
Dependent Claim 24 words
The device of claim 34, wherein the semiconductor barrier layer is formed from the group consisting of aluminum gallium arsenide and indium gallium phosphide.

References Cited (Backward Citations)

US3385731A Cited
US3589936A Cited
US4654295A Cited
US5205871A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-07-13 2002-01-12 2002-07-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-07-13 2006-01-12 2006-07-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-07-13 2010-01-12 2010-07-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag