Patent US5780901A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5780901A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device with side wall conductor film

Assignee: Toshiba Corp
•
Filing: 1995-06-30
•
Granted: 1998-07-14
•
Expires: 2015-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device capable of restraining a short channel effect and obtaining a current drivability that is as high as possible includes a semiconductor substrate, a gate insulating film formed on the surface of this substrate, a gate electrode formed on this gate insulating film and side wall insulating films formed on this gate electrode and along side walls of the gate insulating film. The semiconductor device further includes side wall conductor films formed adjacent to the side wall insulating films and a source/drain region formed in a surface region of the substrate under the side wall conductivity film and in a surface region, adjacent to the side wall conductivity film, of the semiconductor substrate. An impurity concentration in a depthwise direction of the substrate with the surface of the side wall conductor film serving as a starting point exhibits one maximum value in a predetermined depth but decreases in a portion deeper than the predetermined depth.

Inventors

  • 👤 Takashi Yoshitomi
  • 👤 Hiroshi Iwai
  • 👤 Masanobu Saito
  • 👤 Hisayo Momose
  • 👤 Tatsuya Ohguro
  • 👤 Mizuki Ono

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 18:41
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/027; H10D30/0275; H10D30/60; H10D30/601; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/80; H10D62/83; H10D64/00; H10D64/60; H10D64/62; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0184; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859; H10P30/21; H10P30/212; H10P30/225; H10P30/28; Y; Y10; Y10S; Y10S257/00; Y10S257/90

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 148 words
A semiconductor device comprising: a semiconductor substrate; a gate insulating film formed on a surface of said substrate; a gate electrode formed on said gate insulating film; a side wall insulating film formed along sides of said gate insulating film as well as of said gate electrode; a side wall conductor film formed adjacent to said side wall insulating film; and source and drain regions formed in said side wall conductor film on respective sides of said gate electrode, in a surface region of said substrate under said side wall conductor film and in a surface region of said substrate adjacent to said side wall conductor film, wherein an impurity concentration in a depthwise direction of said substrate exhibits one maximum value at a predetermined depth from an upper surface of said side wall conductor film but does not increase in a portion deeper than the predetermined depth.
Claim 2
Dependent Claim 148 words
A semiconductor device comprising: a semiconductor substrate; a gate insulating film formed on a surface of said substrate; a gate electrode formed on said gate insulating film; a side wall insulating film formed along sides of said gate insulating film as well as of said gate electrode; a side wall conductor film formed adjacent to said side wall insulating film; and source and drain regions formed in said side wall conductor film on respective sides of said gate electrode, in a surface region of said substrate under said side wall conductor film and in a surface region of said substrate adjacent to said side wall conductor film, wherein an impurity concentration in a depthwise direction of said substrate exhibits one maximum value at a predetermined depth from an upper surface of said side wall conductor film but does not increase in a portion deeper than the predetermined depth.
Claim 3
Dependent Claim 29 words
A semiconductor device according to claim 1, wherein said source and region regions are formed extending to an edge portion of said gate insulating film on the substrate surface.
Claim 4
Dependent Claim 216 words
A semiconductor device comprising: a semiconductor substrate; a gate insulating film formed on a surface of said substrate, said gate insulating film having sides; a gate electrode formed on said gate insulating film, said gate electrode having sides; a side wall insulating film formed along the sides of said gate insulating film as well as of said gate electrode; a side wall conductor film formed adjacent to said side wall insulating film; and source and drain regions formed in said side wall conductor film on respective sides of said gate electrode, in a surface region of said substrate under said side wall conductor film and in a surface region of said substrate adjacent to said side wall conductor film, wherein an impurity concentration in a depthwise direction of said substrate exhibits one maximum value at a predetermined depth from an upper surface of said side wall conductor film but decreases in a portion deeper than the predetermined depth and wherein an impurity concentration of said source and drain regions formed in said side wall conductor film and in said substrate under said side wall conductor film is equal to or higher than an impurity concentration of said source and drain regions formed in the surface region, adjacent to said side wall conductor film, of said substrate.
Claim 5
Dependent Claim 216 words
A semiconductor device comprising: a semiconductor substrate; a gate insulating film formed on a surface of said substrate, said gate insulating film having sides; a gate electrode formed on said gate insulating film, said gate electrode having sides; a side wall insulating film formed along the sides of said gate insulating film as well as of said gate electrode; a side wall conductor film formed adjacent to said side wall insulating film; and source and drain regions formed in said side wall conductor film on respective sides of said gate electrode, in a surface region of said substrate under said side wall conductor film and in a surface region of said substrate adjacent to said side wall conductor film, wherein an impurity concentration in a depthwise direction of said substrate exhibits one maximum value at a predetermined depth from an upper surface of said side wall conductor film but decreases in a portion deeper than the predetermined depth and wherein an impurity concentration of said source and drain regions formed in said side wall conductor film and in said substrate under said side wall conductor film is equal to or higher than an impurity concentration of said source and drain regions formed in the surface region, adjacent to said side wall conductor film, of said substrate.
Claim 6
Dependent Claim 228 words
A semiconductor device comprising: a semiconductor substrate; a gate insulating film formed on a surface of said substrate, said gate insulating film having sides; a gate electrode formed on said gate insulating film, said gate electrode having sides; a side wall insulating film formed along the sides of said gate insulating film as well as of said gate electrode; a side wall conductor film formed adjacent to said side wall insulating film; and source and drain regions formed in said side wall conductor film on respective sides of said gate electrode, in a surface region of said substrate under said side wall conductor film and in a surface region of said substrate adjacent to said side wall conductor film, wherein an impurity concentration in a depthwise direction of said substrate exhibits one maximum value at a predetermined depth from an upper surface of said side wall conductor film but decreases in a portion deeper than the predetermined depth and wherein an impurity concentration of said source and drain regions formed in said side wall conductor film and in said substrate under said side wall conductor film is equal to or higher than an impurity concentration of said source and drain regions formed in the surface region, adjacent to said side wall conductor film, of said substrate, and wherein said side wall conductor film is a monocrystalline semiconductor film.
Claim 7
Dependent Claim 228 words
A semiconductor device comprising: a semiconductor substrate; a gate insulating film formed on a surface of said substrate, said gate insulating film having sides; a gate electrode formed on said gate insulating film, said gate electrode having sides; a side wall insulating film formed along the sides of said gate insulating film as well as of said gate electrode; a side wall conductor film formed adjacent to said side wall insulating film; and source and drain regions formed in said side wall conductor film on respective sides of said gate electrode, in a surface region of said substrate under said side wall conductor film and in a surface region of said substrate adjacent to said side wall conductor film, wherein an impurity concentration in a depthwise direction of said substrate exhibits one maximum value at a predetermined depth from an upper surface of said side wall conductor film but decreases in a portion deeper than the predetermined depth and wherein an impurity concentration of said source and drain regions formed in said side wall conductor film and in said substrate under said side wall conductor film is equal to or higher than an impurity concentration of said source and drain regions formed in the surface region, adjacent to said side wall conductor film, of said substrate, and wherein said side wall conductor film is a monocrystalline semiconductor film.
Claim 8
Dependent Claim 18 words
A semiconductor device according to claim 3, wherein said side wall conductor film is a polycrystalline semiconductor film.
Claim 9
Dependent Claim 17 words
A semiconductor device according to claim 3, wherein said side wall conductor film is a metal film.
Claim 10
Dependent Claim 23 words
A semiconductor device according to claim 1, wherein a metal silicide film is formed on the surface of said source and drains regions.
Claim 11
Dependent Claim 33 words
A semiconductor device according to claim 1, wherein said gate electrode has a stacked structure composed of a silicon layer and a conductive layer formed on a surface region of said silicon layer.
Claim 12
Dependent Claim 17 words
A semiconductor device according to claim 8, further comprising an insulating layer formed on said conductive layer.
Claim 13
Dependent Claim 16 words
A semiconductor device according to claim 8, wherein said conductive layer is a metal silicide layer.
Claim 14
Dependent Claim 15 words
A semiconductor device according to claim 8, wherein said conductive layer is a metal layer.

References Cited (Backward Citations)

US5386133A Cited
JPH05343417A Cited
US5439839A Cited
US5453635A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-07-13 2002-01-12 2002-07-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-07-13 2006-01-12 2006-07-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-07-13 2010-01-12 2010-07-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag