Patent US5778096A successfully refreshed from Google Patents.
US5778096A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Decompression of MPEG compressed data in a computer system
Assignee: S3 Graphics Co Ltd
•
Filing: 1995-06-12
•
Granted: 1998-07-07
•
Expires: 2015-06-12
Abstract
Abstract MPEG compressed data is decompressed in a computer system by sharing computational decompression tasks between the computer system host microprocessor, the graphics accelerator, and a dedicated MPEG processor in order to make best use of resources in the computer system. Thus the dedicated MPEG processor is of minimum capability and hence advantageously minimum cost. The host microprocessor is used to decompress the MPEG upper data layers. The more powerful the host microprocessor, the more upper data layers it decompresses. The remainder of the decompression (lower data layers) is performed by the MPEG dedicated processor and/or the graphics accelerator.
Inventors
- 👤 Charles C. Stearns
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 18:44
CPC Classifications
H; H04; H04N; H04N21/00; H04N21/40; H04N21/41; H04N21/414; H04N21/4143; H04N19/00; H04N19/42; H04N19/423; H04N19/426; H04N19/428; H04N19/436; H04N19/439; H04N19/60; H04N19/61; H04N19/90
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
101 words
A method in a computer system of decompressing data that has been subject to compression and the compressed data being in a set of predetermined data layers, the computer system including a host processor on a first integrated circuit chip connected via a peripheral bus to a secondary processor on a second integrated circuit chip, the method comprising the steps of: decompressing at least a system layer, which is a higher level layer than a video layer, of the compressed data in the host processor; and decompressing other data layers of the set including the video layer in the secondary processor.
Claim 2
Independent Claim
101 words
A method in a computer system of decompressing data that has been subject to compression and the compressed data being in a set of predetermined data layers, the computer system including a host processor on a first integrated circuit chip connected via a peripheral bus to a secondary processor on a second integrated circuit chip, the method comprising the steps of: decompressing at least a system layer, which is a higher level layer than a video layer, of the compressed data in the host processor; and decompressing other data layers of the set including the video layer in the secondary processor.
Claim 3
Dependent Claim
13 words
The method of claim 1, wherein the secondary processor is a graphics accelerator.
Claim 4
Dependent Claim
32 words
The method of claim 1, wherein the secondary processor is a dedicated MPEG decompression circuit for decompression of data subject to MPEG compression and the host processor is a general purpose microprocessor.
Claim 5
Dependent Claim
24 words
The method of claim 1, wherein the step of decompressing at least a system layer further comprises decompressing a book layer of the set.
Claim 6
Dependent Claim
13 words
The method of claim 1, wherein the data includes audio and video data.
Claim 7
Dependent Claim
42 words
The method of claim 1, wherein the step of decompressing other data layers includes the steps of: variable length decoding the compressed data; inverse zig-zagging the decoded data; inverse quantizing the zig-zagged data, and inverse discrete cosine transforming the inverse quantized data.
Claim 8
Dependent Claim
20 words
The method of claim 1, wherein the step of decompressing other data layers includes motion vector compensation of the data.
Claim 9
Dependent Claim
95 words
A computer system adapted for decompression of compressed data which is in a set of predetermined data layers, comprising: a host processor on a first integrated circuit chip; a peripheral bus connected to the host processor; a secondary processor on a second integrated circuit chip and connected to the peripheral bus; and means for decompressing in the host processor at least a system layer, which is a higher level layer than a video layer, of the compressed data, wherein other data layers of the set including the video layer are decompressed in the secondary processor.
Claim 10
Dependent Claim
95 words
A computer system adapted for decompression of compressed data which is in a set of predetermined data layers, comprising: a host processor on a first integrated circuit chip; a peripheral bus connected to the host processor; a secondary processor on a second integrated circuit chip and connected to the peripheral bus; and means for decompressing in the host processor at least a system layer, which is a higher level layer than a video layer, of the compressed data, wherein other data layers of the set including the video layer are decompressed in the secondary processor.
Claim 11
Dependent Claim
13 words
The system of claim 8, wherein the secondary processor is a graphics accelerator.
Claim 12
Dependent Claim
34 words
The system of claim 8, wherein the secondary processor is a dedicated decompression circuit for decompression of data which has been compressed using MPEG compression and the host processor is a general purpose microprocessor.
Claim 13
Dependent Claim
27 words
The system of claim 8, wherein the means for decompressing at least a system layer further comprises decompressing means for decompressing a book layer of the set.
Claim 14
Dependent Claim
13 words
The system of claim 8, wherein the data includes audio and video data.
Claim 15
Dependent Claim
38 words
The system of claim 8, wherein the means for decompressing at least the system layer includes: means for variable length decoding the compressed data; means for inverse zig-zagging the decoded data; and means for inverse quantizing the data.
Claim 16
Dependent Claim
21 words
The system of claim 8, wherein decompression of the other layers of the set includes motion vector compensation of the data.
Claim 17
Dependent Claim
16 words
The computer system of claim 8, further comprising a frame buffer connected to the secondary processor.
References Cited (Backward Citations)
EP0503956A2
Cited
US5379356A
Cited
US5212742A
Cited
US5335321A
Cited
US5394534A
Cited
US5493339A
Cited
WO1995032578A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-06 | 2002-01-05 | 2002-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-06 | 2006-01-05 | 2006-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-06 | 2010-01-05 | 2010-07-07 | $7700.00 | Window Closed / Lapsed |