US5774734A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Variable-voltage CPU voltage regulator
Assignee: PDACO Ltd
•
Filing: 1996-11-12
•
Granted: 1998-06-30
•
Expires: 2016-11-12
Abstract
Abstract An integrated CPU has an on-board switching voltage regulator with an electrically-erasable programmable read-only memory electronically accessible for storing a feedback reference coefficient for control. In further embodiments, output voltage is tuned via a second EEPROM storing an electronically accessible value in concert with a solid-state resistor ladder. In other embodiments, signals on interrupt lines to the CPU are monitored to provide a prewarning of impending activity by the CPU requiring dramatically increased current flow. In yet other embodiments, solid state circuitry is provided to reduce or eliminate capacitors used for dealing with input current surges to the CPU.
Inventors
- 👤 Dan Kikinis
- 👤 Pascal Dornier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:05
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/465; G06; G06F; G06F1/00; G06F1/26
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
149 words
A voltage regulated, single chip, microprocessor-based CPU for a general-purpose computer, comprising: a CPU portion; and a switching voltage regulator portion having a primary input and a regulated output connected to the CPU portion; wherein the switching voltage regulator portion comprises: switching circuitry connected between the primary input and the regulated output, for altering voltage at the regulated output; and adjustment circuitry comprising an electrically erasable programmable read-only memory (EEPROM), a digital register settable by a serial data stream transfer circuitry for transferring a digital value from the digital register to the EEPROM, the adjustment circuitry connected to the switching circuitry and to the regulated output; wherein the digital value controls a resistor ladder (R-Ladder) to manage feedback voltage to the adjustment circuitry, and wherein the adjustment circuitry controls the switching circuitry to provide a voltage magnitude at the regulated output according to a value stored in the EEPROM.
Claim 2
Dependent Claim
149 words
A voltage regulated, single chip, microprocessor-based CPU for a general-purpose computer, comprising: a CPU portion; and a switching voltage regulator portion having a primary input and a regulated output connected to the CPU portion; wherein the switching voltage regulator portion comprises: switching circuitry connected between the primary input and the regulated output, for altering voltage at the regulated output; and adjustment circuitry comprising an electrically erasable programmable read-only memory (EEPROM), a digital register settable by a serial data stream transfer circuitry for transferring a digital value from the digital register to the EEPROM, the adjustment circuitry connected to the switching circuitry and to the regulated output; wherein the digital value controls a resistor ladder (R-Ladder) to manage feedback voltage to the adjustment circuitry, and wherein the adjustment circuitry controls the switching circuitry to provide a voltage magnitude at the regulated output according to a value stored in the EEPROM.
Claim 3
Dependent Claim
160 words
A voltage-regulated, single chip, microprocessor-based CPU for a general-purpose computer, comprising: a CPU portion; a switching voltage regulator portion having a primary input and a regulated output connected to the CPU portion; and a wakeup logic circuit coupled to interrupt lines coupled to the CPU portion and to the voltage regulator portion, wherein interrupt activity is signaled to the voltage regulator portion wherein the switching voltage regulator portion comprises: switching circuitry including a buck converter connected between the primary input and the regulated output, for altering voltage at the regulated output; and adjustment circuitry including an electrically erasable programmable read-only memory (EEPROM), the adjustment circuitry connected to the switching circuitry and to the regulated output; wherein the adjustment circuitry controls the switching circuitry to provide a voltage magnitude at the regulated output according to a value stored in the EEPROM, and wherein the wakeup logic circuit controls a divided CPU clock connected to the CPU and to the buck converter.
Claim 4
Dependent Claim
160 words
A voltage-regulated, single chip, microprocessor-based CPU for a general-purpose computer, comprising: a CPU portion; a switching voltage regulator portion having a primary input and a regulated output connected to the CPU portion; and a wakeup logic circuit coupled to interrupt lines coupled to the CPU portion and to the voltage regulator portion, wherein interrupt activity is signaled to the voltage regulator portion wherein the switching voltage regulator portion comprises: switching circuitry including a buck converter connected between the primary input and the regulated output, for altering voltage at the regulated output; and adjustment circuitry including an electrically erasable programmable read-only memory (EEPROM), the adjustment circuitry connected to the switching circuitry and to the regulated output; wherein the adjustment circuitry controls the switching circuitry to provide a voltage magnitude at the regulated output according to a value stored in the EEPROM, and wherein the wakeup logic circuit controls a divided CPU clock connected to the CPU and to the buck converter.
Claim 5
Dependent Claim
47 words
A voltage-regulated CPU as in claim 2 comprising a set of capacitors in the buck converter, the set of capacitors switched in as needed by output from the EEPROM to slow rise time of the switching voltage regulator portion to match rise time of the CPU portion.
Claim 6
Dependent Claim
122 words
A switching voltage regulator having a primary input and a regulated output, comprising: switching circuitry connected between the primary input and the regulated output, for altering voltage at the regulated output; and adjustment circuitry comprising an electrically erasable programmable read-only memory (EEPROM), a digital register settable by a serial data stream, and transfer circuitry for transferring a digital value from the digital register to the EEPROM, the adjustment circuitry connected to the switching circuitry and to the regulated output; wherein the digital value controls a resistor ladder (R-Ladder) to manage feedback voltage to the adjustment circuitry, and wherein the adjustment circuitry controls the switching circuitry to provide a voltage magnitude at the regulated output according to a value stored in the EEPROM.
Claim 7
Dependent Claim
122 words
A switching voltage regulator having a primary input and a regulated output, comprising: switching circuitry connected between the primary input and the regulated output, for altering voltage at the regulated output; and adjustment circuitry comprising an electrically erasable programmable read-only memory (EEPROM), a digital register settable by a serial data stream, and transfer circuitry for transferring a digital value from the digital register to the EEPROM, the adjustment circuitry connected to the switching circuitry and to the regulated output; wherein the digital value controls a resistor ladder (R-Ladder) to manage feedback voltage to the adjustment circuitry, and wherein the adjustment circuitry controls the switching circuitry to provide a voltage magnitude at the regulated output according to a value stored in the EEPROM.
Claim 8
Dependent Claim
118 words
A switching voltage regulator having a primary input and a regulated output, comprising: switching circuitry connected between the primary input and the regulated output, for altering voltage at the regulated output; adjustment circuitry including an electrically erasable programmable read-only memory (EEPROM), the adjustment circuitry connected to the switching circuitry and to the regulated output; and a wakeup logic circuit coupled to the voltage regulator, and having input lines configured to couple to interrupt lines coupled to a CPU, wherein interrupt activity is signaled to the voltage regulator so the voltage regulator may prepare for incipient CPU activity and wherein the wakeup logic circuit controls a divided CPU clock connectable to the CPU and connected to the buck converter.
Claim 9
Dependent Claim
118 words
A switching voltage regulator having a primary input and a regulated output, comprising: switching circuitry connected between the primary input and the regulated output, for altering voltage at the regulated output; adjustment circuitry including an electrically erasable programmable read-only memory (EEPROM), the adjustment circuitry connected to the switching circuitry and to the regulated output; and a wakeup logic circuit coupled to the voltage regulator, and having input lines configured to couple to interrupt lines coupled to a CPU, wherein interrupt activity is signaled to the voltage regulator so the voltage regulator may prepare for incipient CPU activity and wherein the wakeup logic circuit controls a divided CPU clock connectable to the CPU and connected to the buck converter.
Claim 10
Dependent Claim
46 words
A switching voltage regulator as in claim 5 comprising a set of capacitors in the buck converter, the set of capacitors switched in as needed by output from the EEPROM to slow rise time of the switching voltage regulator to match rise time of the CPU.
Claim 11
Dependent Claim
22 words
A switching voltage regulator as in claim 5 wherein the regulator and all its elements are integrated on a single semiconductor chip.
References Cited (Backward Citations)
US4128771A
Cited
US4438498A
Cited
US4509128A
Cited
US4593348A
Cited
US4810909A
Cited
US5167024A
Cited
US5429959A
Cited
US5294879A
Cited
US5481730A
Cited
US5355077A
Cited
US5325071A
Cited
US5426395A
Cited
US5381115A
Cited
US5481732A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-29 | 2001-12-29 | 2002-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-29 | 2005-12-29 | 2006-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-29 | 2009-12-29 | 2010-06-30 | $7700.00 | Window Closed / Lapsed |