Patent US5768550A successfully refreshed from Google Patents.
US5768550A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus interface logic system
Assignee: International Business Machines Corp
•
Filing: 1995-11-21
•
Granted: 1998-06-16
•
Expires: 2015-11-21
Abstract
Abstract A system and method of synchronizing data transfers between two processors having different bus transactions by providing a buffer for storing the data and a control logic for dividing a concurrent address and data bus transactions into an address bus transaction followed by a data bus transaction. During a read operation, the requesting device is forced to wait for data availability before entering the data bus transaction. During a write operation, the data bus transaction is delayed by using a storage mechanism that effectively separates the address transaction from the data transaction. The present invention also provides direct memory access fly-by operations between an input/output device and a memory device. These operations are accomplished by isolating a secondary bus from the system bus and allowing the destination device to capture the requested data as soon as it is available on the system bus.
Inventors
- 👤 Mark Edward Dean
- 👤 Thoi Nguyen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:33
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F15/00; G06F15/16; G06F15/163; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
78 words
A bus interface logic system for synchronizing data transfers between a first and a second device having different address/data bus tenures comprising: storage means for storing data being transmitted from said first device to said second device, said data being stored to allow said second device time to be ready to receive said data: and a control logic means for forcing said first device to wait in a data bus tenure until said second device transmits said data.
Claim 2
Dependent Claim
78 words
A bus interface logic system for synchronizing data transfers between a first and a second device having different address/data bus tenures comprising: storage means for storing data being transmitted from said first device to said second device, said data being stored to allow said second device time to be ready to receive said data: and a control logic means for forcing said first device to wait in a data bus tenure until said second device transmits said data.
Claim 3
Dependent Claim
30 words
The bus interface logic system of claim 1 wherein said control logic means generates a first control signal for transferring said data from a first bus to a second bus.
Claim 4
Dependent Claim
27 words
The bus interface logic system of claim 2 wherein said control logic means further includes input means for receiving a first signal initiating a bus request transaction.
Claim 5
Dependent Claim
25 words
The bus interface logic system of claim 3 having means for converting a four bit data size request to a three bit data size request.
Claim 6
Dependent Claim
24 words
The bus interface logic system of claim 4 wherein said control logic generates a second control signal allowing for direct memory access fly-by operations.
Claim 7
Dependent Claim
21 words
The bus interface logic system of claim 5 wherein said second control signal isolates said first bus from said second bus.
Claim 8
Dependent Claim
22 words
The bus interface logic system of claim 6 wherein said storage means includes bidirectional input/output means for receiving and transmitting said data.
Claim 9
Dependent Claim
133 words
An interface logic system for synchronizing data transfers between a first and a second network having different bus cycles comprising: storage means for temporarily storing data being transferred between the first network and the second network, said storage means having Input/Output means for receiving and transmitting said data and input signal means for receiving control signals; and control logic means for providing synchronizing signals to transfer data from the first network to the second network and for providing the control signals to the storage means, said synchronizing signals including a first signal for forcing the first network to wait in a data bus tenure until the second network transmits said data, said first network transmitting data into said storage means to allow said second network time to become ready to receive said data.
Claim 10
Dependent Claim
133 words
An interface logic system for synchronizing data transfers between a first and a second network having different bus cycles comprising: storage means for temporarily storing data being transferred between the first network and the second network, said storage means having Input/Output means for receiving and transmitting said data and input signal means for receiving control signals; and control logic means for providing synchronizing signals to transfer data from the first network to the second network and for providing the control signals to the storage means, said synchronizing signals including a first signal for forcing the first network to wait in a data bus tenure until the second network transmits said data, said first network transmitting data into said storage means to allow said second network time to become ready to receive said data.
Claim 11
Dependent Claim
35 words
The interface logic system of claim 8 wherein said control signals include a signal for isolating a first bus from a second bus and a second signal for directing data flow in said storage means.
Claim 12
Dependent Claim
26 words
The interface logic system of claim 9 wherein said control logic means translates a signal from the first network to a signal of the second network.
Claim 13
Dependent Claim
32 words
The interface logic system of claim 10 wherein said control logic means allows for direct memory access fly-by operations between an input/output device and a memory means attached to said second network.
Claim 14
Independent Claim
89 words
A method of synchronizing data being transferred between a first and a second processor having different bus cycles comprising the step of: dividing a concurrent address and data bus transactions into an address bus transaction followed by a data bus transaction, said step of dividing includes forcing said first processor to wait in a data bus tenure until said second processor transmits said data and storing data transmitted by said first processor into a storage means to allow said second processor time to become ready to receive said data.
Claim 15
Independent Claim
89 words
A method of synchronizing data being transferred between a first and a second processor having different bus cycles comprising the step of: dividing a concurrent address and data bus transactions into an address bus transaction followed by a data bus transaction, said step of dividing includes forcing said first processor to wait in a data bus tenure until said second processor transmits said data and storing data transmitted by said first processor into a storage means to allow said second processor time to become ready to receive said data.
Claim 16
Dependent Claim
32 words
The method of claim 12 wherein the step of dividing said concurrent address and data bus transactions includes the step of generating a first control signal for delaying said data bus transaction.
Claim 17
Dependent Claim
26 words
The method of claim 13 further including the step of generating a second control signal for transferring data from a first bus to a second bus.
Claim 18
Dependent Claim
24 words
The method of claim 14 further including the step of converting a four bit data size request to a three bit data size request.
Claim 19
Dependent Claim
22 words
The method of claim 15 further including the step of generating a third control signal allowing for direct memory access fly-by operations.
Claim 20
Dependent Claim
152 words
A computer system having at least a first processor with a first bus tenure and a second processor with a second bus tenure, said system comprising: at least a first and a second bus, said first and said second processor connected to said first bus and said second bus, respectively; a bus interface logic connected to said first bus and said second bus for facilitating transfer of data between said first processor and said second processor, said bus interface logic including: storage means for storing data being transacted between said first and said second processor; and control logic means connected to said storage means and said first and said second bus for forcing said first processor to wait in a data bus tenure until said second processor transmits said data, said first processor transmitting data into said storage means to allow said second processor time to become ready to receive said data.
Claim 21
Dependent Claim
152 words
A computer system having at least a first processor with a first bus tenure and a second processor with a second bus tenure, said system comprising: at least a first and a second bus, said first and said second processor connected to said first bus and said second bus, respectively; a bus interface logic connected to said first bus and said second bus for facilitating transfer of data between said first processor and said second processor, said bus interface logic including: storage means for storing data being transacted between said first and said second processor; and control logic means connected to said storage means and said first and said second bus for forcing said first processor to wait in a data bus tenure until said second processor transmits said data, said first processor transmitting data into said storage means to allow said second processor time to become ready to receive said data.
References Cited (Backward Citations)
US4660170A
Cited
US4760525A
Cited
US4935894A
Cited
US5214584A
Cited
US5249281A
Cited
US5250940A
Cited
US5228134A
Cited
US5293603A
Cited
US5359717A
Cited
US5276642A
Cited
US5307314A
Cited
US5530812A
Cited
US5561820A
Cited
US5581558A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-15 | 2001-12-15 | 2002-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-15 | 2005-12-15 | 2006-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-15 | 2009-12-15 | 2010-06-16 | $7700.00 | Window Closed / Lapsed |