Patent US4014405A successfully refreshed from Google Patents.
Patent US5768176A successfully refreshed from Google Patents.
US5768176A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of controlling non-volatile ferroelectric memory cell for inducing a large amount of electric charge representative of data bit
Assignee: NEC Corp
•
Filing: 1997-06-06
•
Granted: 1998-06-16
•
Expires: 2017-06-06
Abstract
Abstract A potential level is applied between both electrode of a capacitor so as to polarize a ferroelectric layer sandwiched between the electrodes, and, thereafter, the node between the capacitor and a field effect transistor is caused to enter the floating state so that a large amount of electric charge is induced in the node by virtue of both of the ferroelectric component and the paraelectric component of the capacitor.
Inventors
- 👤 Yuukoh Katoh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:38
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/24; G11C11/22
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
146 words
A method of storing a data bit into a memory cell including a capacitor having a ferroelectric layer sandwiched between a first electrode connected to a word line and a second electrode, a field effect transistor having a gate electrode connected to said second electrode and providing one of a conductive channel and a resistive channel between a bit line and a constant potential line and a switching element connected between said gate electrode and a biasing line and gated by a control line, comprising the steps of: a) causing said switching element to turn on so as to apply a potential difference between said first electrode and said second electrode; and b) causing said switching element to turn off without removal of said potential difference so that an electric charge is accumulated in said second electrode due to a ferroelectric induction and a paraelectric induction.
Claim 2
Independent Claim
146 words
A method of storing a data bit into a memory cell including a capacitor having a ferroelectric layer sandwiched between a first electrode connected to a word line and a second electrode, a field effect transistor having a gate electrode connected to said second electrode and providing one of a conductive channel and a resistive channel between a bit line and a constant potential line and a switching element connected between said gate electrode and a biasing line and gated by a control line, comprising the steps of: a) causing said switching element to turn on so as to apply a potential difference between said first electrode and said second electrode; and b) causing said switching element to turn off without removal of said potential difference so that an electric charge is accumulated in said second electrode due to a ferroelectric induction and a paraelectric induction.
Claim 3
Dependent Claim
93 words
The method as set forth in claim 1, in which said step a) includes the sub-steps of a-1) biasing said second electrode to one of a first potential level representative of a first logic level of a data bit and a second potential level representative of a second potential level of said data bit through said biasing line, a-2) changing said word line from said first potential level to said second potential level at a first timing and, thereafter, from said second potential level to said first potential level at a second timing.
Claim 4
Dependent Claim
82 words
The method as set forth in claim 1, in which said step a) includes the sub-steps of a-1) biasing said first electrode through said word line to an intermediate potential level between a first potential level representative of a first logic level of a data bit and a second potential level representative of a second logic level of said data bit, a-2) biasing said second electrode to one of said first potential level and said second potential level through said biasing line.
Claim 5
Dependent Claim
18 words
The method as set forth in claim 1, in which a biasing line serves as said biasing line.
Claim 6
Dependent Claim
18 words
The method as set forth in claim 1, in which said bit line serves as said biasing line.
Claim 7
Dependent Claim
67 words
The method as set forth in claim 1, further comprising the steps of c) applying a read-out potential level to said word line so as to produce one of said conductive channel and said resistive channel between said bit line and said constant potential line, and d) checking a potential level on said bit line to see whether said conductive channel or said resistive channel takes place.
References Cited (Backward Citations)
JPH0332066A
Cited
US5412596A
Cited
JPH05136378A
Cited
US5300799A
Cited
JPH05304299A
Cited
US5541871A
Cited
US5633821A
Cited
US5615144A
Cited
US5621680A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-15 | 2001-12-15 | 2002-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-15 | 2005-12-15 | 2006-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-15 | 2009-12-15 | 2010-06-16 | $7700.00 | Window Closed / Lapsed |