Patent US5766975A successfully refreshed from Google Patents.
US5766975A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Packaged integrated circuit having thermal enhancement and reduced footprint size
Assignee: Renesas Electronics America Inc
•
Filing: 1995-01-09
•
Granted: 1998-06-16
•
Expires: 2015-01-09
Abstract
Abstract According to the invention, a packaged integrated circuit includes a lid attached to a base to enclose a cavity, an integrated circuit chip or chips being attached to each of the lid and base within the cavity. Preferably, the chip or chips that generate the most heat during operation of the packaged integrated circuit are attached to the lid and the lid is made of a material having good thermal conductivity such as aluminum nitride. The chips attached to the base generate relatively little heat and so do not require a heat sink to be included in the base. The packaged integrated circuit is formed in a cavity-up configuration, thereby enabling connection pins or solder balls to be formed over the entire exterior surface of the base, increasing interconnection density. Additionally, attachment of chips to both the lid and the base allows an increased number of electronic functions to be included in one packaged integrated circuit. Further, the chip or chips attached to the lid can be tested before being committed to the base, thereby enabling defective chips to be discarded without having to discard the relatively expensive base.
Inventors
- 👤 Thomas H. Templeton, Jr.
- 👤 Robin H. Hodge
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:07
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/60; H10W40/00; H10W40/20; H10W40/22; H10W40/226; H10W76/10; H10W76/12; H10W76/15; H10W76/153; H10W76/157; H10W90/00; H10W95/00; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/5524; H10W72/851; H10W72/874; H10W72/884; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49144
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
246 words
A method for forming a packaged integrated circuit module, comprising the steps of: attaching a first semiconductor die to a die attach surface within a cavity of a base; electrically connecting circuitry formed on the first semiconductor die to conductive material on the die attach surface of the base; attaching a second semiconductor die to a die attach surface of a lid; electrically connecting the circuitry formed on the second semiconductor die to conductive material on the die attach surface of the lid; electrically connecting the conductive material on the die attach surface of the base to contact pads formed on a module contact surface of the base that is opposite the lid, or to traces formed on an exterior surface of the base; electrically connecting the conductive material on the die attach surface of the lid to traces formed on an exterior surface of the lid; mounting the lid on a ledge of the base such that the exterior surface of the lid is adjacent to the exterior surface of the base, and the first semiconductor die and the second semiconductor die are enclosed within a cavity between the lid and the base; and electrically connecting traces on the exterior surface of the lid to traces on the exterior surface of the base thereby to electrically couple circuitry formed on the second semiconductor die to contact pads formed on the module contact surface of the base or to circuitry formed on the first semiconductor die.
Claim 2
Independent Claim
246 words
A method for forming a packaged integrated circuit module, comprising the steps of: attaching a first semiconductor die to a die attach surface within a cavity of a base; electrically connecting circuitry formed on the first semiconductor die to conductive material on the die attach surface of the base; attaching a second semiconductor die to a die attach surface of a lid; electrically connecting the circuitry formed on the second semiconductor die to conductive material on the die attach surface of the lid; electrically connecting the conductive material on the die attach surface of the base to contact pads formed on a module contact surface of the base that is opposite the lid, or to traces formed on an exterior surface of the base; electrically connecting the conductive material on the die attach surface of the lid to traces formed on an exterior surface of the lid; mounting the lid on a ledge of the base such that the exterior surface of the lid is adjacent to the exterior surface of the base, and the first semiconductor die and the second semiconductor die are enclosed within a cavity between the lid and the base; and electrically connecting traces on the exterior surface of the lid to traces on the exterior surface of the base thereby to electrically couple circuitry formed on the second semiconductor die to contact pads formed on the module contact surface of the base or to circuitry formed on the first semiconductor die.
Claim 3
Dependent Claim
15 words
A method as in claim 1, wherein electrically conductive pins extend from each contact pad.
Claim 4
Dependent Claim
16 words
A method as in claim 1, wherein electrically conductive balls are formed on each contact pad.
Claim 5
Dependent Claim
75 words
The method of claim 1 wherein the step of electrically connecting traces comprises: immersing the base exterior surface and the lid exterior surface in a solder bath; and using surface tension of solder in said solder bath to span a gap between traces on the base exterior surface and traces on the lid exterior surface, thereby to form solder bridges while withdrawing the base exterior surface and the lid exterior surface from the solder bath.
Claim 6
Independent Claim
169 words
A method for making an electrical connection between a first trace formed at a surface of a first substrate, said first trace being proximate to an edge of the first substrate, and a second trace formed at a surface of a second substrate, said second trace being proximate to an edge of the second substrate, the method comprising the steps of: immersing the surface of the first substrate and the surface of the second substrate in a solder bath; holding the first substrate and the second substrate together but separated by a gap such that the first trace and the second trace are proximate to each other; and using surface tension of solder in said solder bath to span the gap between the first trace and the second trace, thereby to form a solder bridge while withdrawing the surface of the first substrate and the surface of the second substrate from the solder bath, the solder bridge providing an electrical connection between the first trace and the second trace.
Claim 7
Independent Claim
169 words
A method for making an electrical connection between a first trace formed at a surface of a first substrate, said first trace being proximate to an edge of the first substrate, and a second trace formed at a surface of a second substrate, said second trace being proximate to an edge of the second substrate, the method comprising the steps of: immersing the surface of the first substrate and the surface of the second substrate in a solder bath; holding the first substrate and the second substrate together but separated by a gap such that the first trace and the second trace are proximate to each other; and using surface tension of solder in said solder bath to span the gap between the first trace and the second trace, thereby to form a solder bridge while withdrawing the surface of the first substrate and the surface of the second substrate from the solder bath, the solder bridge providing an electrical connection between the first trace and the second trace.
Claim 8
Dependent Claim
169 words
A method as in claim 5, further comprising: forming a plurality of first traces separated from each other by a distance larger than a width of said gap, each first trace being formed on the surface of the first substrate proximate to the edge of the first substrate, each first trace extending into said gap; and forming a plurality of second traces separated from each other by a distance larger than said width, each second trace being formed on the surface of the second substrate proximate to the edge of the second substrate, each second trace being aligned with one of the first traces, each second trace extending into the gap; and immersing said surface of the first substrate and said surface of the second substrate in the solder bath such that a solder bridge is formed between each first trace and second trace aligned with the first trace but solder does not form contact between a pair of adjacent first traces or a pair of adjacent second traces.
Claim 9
Dependent Claim
21 words
A method as in claim 6, wherein: the solder includes a material selected from the group consisting of Sn and Pb.
Claim 10
Dependent Claim
21 words
A method as in claim 7, wherein: the solder bath is held at a temperature between 225° C. and 235° C.
Claim 11
Dependent Claim
21 words
A method as in claim 7, wherein: the solder bath is held at a temperature between 275° C. and 300° C.
Claim 12
Independent Claim
148 words
A method for forming a packaged integrated circuit module, comprising the steps of: attaching a first semiconductor die to a die attach surface within a cavity of a base; electrically connecting circuitry formed on the first semiconductor die to conductive material on the die attach surface of the base; attaching a second semiconductor die to a die attach surface of a lid; electrically connecting the circuitry formed on the second semiconductor die to conductive material on the die attach surface of the lid; electrically connecting the conductive material on the die attach surface of the base to contact pads formed on a module contact surface of the base that is opposite the lid, or to traces formed on an exterior surface of the base; and electrically connecting the conductive material on the die attach surface of the lid to traces formed on an exterior surface of the lid.
Claim 13
Independent Claim
148 words
A method for forming a packaged integrated circuit module, comprising the steps of: attaching a first semiconductor die to a die attach surface within a cavity of a base; electrically connecting circuitry formed on the first semiconductor die to conductive material on the die attach surface of the base; attaching a second semiconductor die to a die attach surface of a lid; electrically connecting the circuitry formed on the second semiconductor die to conductive material on the die attach surface of the lid; electrically connecting the conductive material on the die attach surface of the base to contact pads formed on a module contact surface of the base that is opposite the lid, or to traces formed on an exterior surface of the base; and electrically connecting the conductive material on the die attach surface of the lid to traces formed on an exterior surface of the lid.
Claim 14
Dependent Claim
59 words
A method as in claim 10, further comprising: electrically connecting traces on the exterior surface of the lid to traces on the exterior surface of the base thereby to electrically couple circuitry formed on the second semiconductor die to contact pads formed on the module contact surface of the base or to circuitry formed on the first semiconductor die.
Claim 15
Dependent Claim
55 words
A method as in claim 10, further comprising: mounting the lid on a ledge of the base such that the exterior surface of the lid is adjacent to the exterior surface of the base, and the first semiconductor die and the second semiconductor die are enclosed within a cavity between the lid and the base.
Claim 16
Dependent Claim
15 words
A method as in claim 10, wherein electrically conductive pins extend from each contact pad.
Claim 17
Dependent Claim
16 words
A method as in claim 10, wherein electrically conductive balls are formed on each contact pad.
References Cited (Backward Citations)
US4635346A
Cited
US5182632A
Cited
US5200367A
Cited
US5403784A
Cited
US5407864A
Cited
US5307240A
Cited
US5291062A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-15 | 2001-12-15 | 2002-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-15 | 2005-12-15 | 2006-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-15 | 2009-12-15 | 2010-06-16 | $7700.00 | Window Closed / Lapsed |