Patent US5764969A successfully refreshed from Google Patents.
US5764969A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions with partial concept synchronization
Assignee: International Business Machines Corp
•
Filing: 1995-02-10
•
Granted: 1998-06-09
•
Expires: 2015-02-10
Abstract
Abstract A method and system for enhanced system management operations in a superscalar data processing system. Those supervisory level instructions which execute selected privileged operations within protected memory space are first identified as not requiring a full context synchronization. Each time execution of such an instruction is initiated an enable special access (ESA) instruction is executed as an entry point to that instruction or group of instructions. A portion of the machine state register for the data processing system is stored and the machine state register is then modified as follows: a problem bit is set, changing the execution privilege state to "supervisor;" external interrupts are disabled; and access privilege state bit is set; and, a special access mode bit is set, allowing execution of special instructions. The instructions which execute the selected privileged operations within the protected memory space are then executed. A disable special access (DSA) instruction is then executed which restores the bits within the machine state register which were modified during the ESA instruction. The ESA and DSA instructions are implemented without modifying the instruction stream by utilizing user level procedure calls, thereby reducing the overhead of the branch table necessary to determine the desired execution path.
Inventors
- 👤 James Allan Kahle
- 👤 Albert J. Loper
- 👤 Soummya Mallick
- 👤 Aubrey Deene Ogden
- 👤 John Victor Sell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 19:50
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/461; G06F12/00; G06F12/14; G06F12/1458; G06F12/1466; G06F12/1475
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
110 words
A method of enhanced system management in a superscalar processor system capable of executing an instruction stream which includes various user level instructions and supervisory level instructions, each of said supervisory level instructions permitting execution of a privileged operation within a routine within said system, said method comprising the steps of: identifying selected ones of said supervisory level instructions which do not require a full context synchronization; storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction; executing said identified supervisory level instruction; restoring said partial machine state for said system following execution of said identified supervisory level instruction.
Claim 2
Independent Claim
110 words
A method of enhanced system management in a superscalar processor system capable of executing an instruction stream which includes various user level instructions and supervisory level instructions, each of said supervisory level instructions permitting execution of a privileged operation within a routine within said system, said method comprising the steps of: identifying selected ones of said supervisory level instructions which do not require a full context synchronization; storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction; executing said identified supervisory level instruction; restoring said partial machine state for said system following execution of said identified supervisory level instruction.
Claim 3
Dependent Claim
64 words
The method of enhanced system management in a superscalar processor system according to claim 1, wherein said step of identifying selected ones of said supervisory level instructions which do not require a full context synchronization comprises the step of identifying selected ones of said supervisory level instructions which initiate routines which perform an access to a protected memory space within said superscalar processor system.
Claim 4
Dependent Claim
73 words
The method of enhanced system management in a superscalar processor system according to claim 1, wherein said step of storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction comprises the step of setting a problem state bit in response to each attempted execution of an identified supervisory level instruction, said problem state bit indicative of a supervisory execution mode of operation.
Claim 5
Dependent Claim
73 words
The method of enhanced system management in a superscalar processor system according to claim 3, wherein said step of storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction comprises the step of setting an access privilege bit in response to each attempted execution of an identified supervisory level instruction, said access privilege bit indicative of a supervisory mode of storage access.
Claim 6
Dependent Claim
69 words
The method of enhanced system management in a superscalar processor system according to claim 1, wherein said step of storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction comprises the step of setting an external interrupt bit in response to each attempted execution of an identified supervisory level instruction, said external interrupt bit disabling all external interrupts.
Claim 7
Dependent Claim
52 words
The method of enhanced system management in a superscalar processor system according to claim 5, wherein said step of restoring said partial machine state for said system following execution of said identified supervisory level instruction comprises the step of resetting said external interrupt bit following execution of said identified supervisory level instruction.
Claim 8
Independent Claim
115 words
A system for enhanced system management in a superscalar processor system capable of executing an instruction stream which includes various user level instructions and supervisory level instructions, each of said supervisory level instructions permitting execution of a privileged operation within a routine within said system, said system comprising: means for identifying selected ones of said supervisory level instructions which do not require a full context synchronization; means for storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction; means for executing said identified supervisory level instruction; means for restoring said partial machine state for said system following execution of said identified supervisory level instruction.
Claim 9
Independent Claim
115 words
A system for enhanced system management in a superscalar processor system capable of executing an instruction stream which includes various user level instructions and supervisory level instructions, each of said supervisory level instructions permitting execution of a privileged operation within a routine within said system, said system comprising: means for identifying selected ones of said supervisory level instructions which do not require a full context synchronization; means for storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction; means for executing said identified supervisory level instruction; means for restoring said partial machine state for said system following execution of said identified supervisory level instruction.
Claim 10
Dependent Claim
63 words
The system for enhanced system management in a superscalar processor system according to claim 7, wherein said means for identifying selected ones of said supervisory level instructions which do not require a full context synchronization comprises means for identifying selected ones of said supervisory level instructions which initiate routines which perform an access to a protected memory space within said superscalar processor system.
Claim 11
Dependent Claim
72 words
The system for enhanced system management in a superscalar processor system according to claim 7, wherein the means for storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction comprises means for setting a problem state bit in response to each attempted execution of an identified supervisory level instruction, said problem state bit indicative of a supervisory execution mode of operation.
Claim 12
Dependent Claim
72 words
The system for enhanced system management in a superscalar processor system according to claim 9, wherein said means for storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction comprises means for setting an access privilege bit in response to each attempted execution of an identified supervisory level instruction, said access privilege bit indicative of a supervisory mode of storage access.
Claim 13
Dependent Claim
68 words
The system for enhanced system management in a superscalar processor system according to claim 10, wherein said means for storing only a partial machine state for said system in response to each attempted execution of an identified supervisory level instruction comprises means for setting an external interrupt bit in response to each attempted execution of an identified supervisory level instruction, said external interrupt bit disabling all external interrupts.
Claim 14
Dependent Claim
51 words
The system for enhanced system management in a superscalar processor system according to claim 11, wherein said means for restoring said partial machine state for said system following execution of said identified supervisory level instruction comprises means for resetting said external interrupt bit following execution of said identified supervisory level instruction.
References Cited (Backward Citations)
US3828327A
Cited
US4500952A
Cited
US4787031A
Cited
US4809160A
Cited
EP0327839A2
Cited
US5063499A
Cited
EP0602773A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-08 | 2001-12-08 | 2002-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-08 | 2005-12-08 | 2006-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-08 | 2009-12-08 | 2010-06-09 | $7700.00 | Window Closed / Lapsed |