Patent US5757702A successfully refreshed from Google Patents.
US5757702A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data holding circuit
Assignee: Socionext Inc
•
Filing: 1996-10-29
•
Granted: 1998-05-26
•
Expires: 2016-10-29
Abstract
Abstract A memory cell includes a first inverter and a second inverter connected with each other through the output node of one of the inverters and the input node of the other inverter, and first and second transistors. Each of the transistors connected with a word line at its gate electrode is interposed between one of a bit line pair and each memory node. This data holding circuit includes an element for increasing a memory cell supply potential for driving the pair of inverters to be higher than a supply potential applied to peripheral circuits, or an element for decreasing a ground voltage for driving the pair of inverters to be lower than a ground voltage applied to the peripheral circuits.
Inventors
- 👤 Toru Iwata
- 👤 Hironori Akamatsu
- 👤 Hiroyuki Yamauchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 21:04
CPC Classifications
G; G11; G11C; G11C7/00; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417; G11C11/419; G11C11/412
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
73 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a supply potential applied to said data holding unit during a read period is set to be higher than a supply potential applied to said data holding unit during a write period.
Claim 2
Dependent Claim
73 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a supply potential applied to said data holding unit during a read period is set to be higher than a supply potential applied to said data holding unit during a write period.
Claim 3
Dependent Claim
96 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other; and a sense line for reading a data from said data holding unit, wherein said sense line is precharged up to a low potential, and a ground potential applied to said data holding unit during a read period is set to be lower than a ground potential applied to peripheral circuits of said data holding unit.
Claim 4
Dependent Claim
96 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other; and a sense line for reading a data from said data holding unit, wherein said sense line is precharged up to a low potential, and a ground potential applied to said data holding unit during a read period is set to be lower than a ground potential applied to peripheral circuits of said data holding unit.
Claim 5
Dependent Claim
97 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other; and a sense line for reading a data from said data holding unit, wherein said sense line is precharged up to a low potential, and a ground potential applied to said data holding unit during a read period is set to be lower than a ground potential applied to said data holding unit during a write period.
Claim 6
Dependent Claim
97 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other; and a sense line for reading a data from said data holding unit, wherein said sense line is precharged up to a low potential, and a ground potential applied to said data holding unit during a read period is set to be lower than a ground potential applied to said data holding unit during a write period.
Claim 7
Dependent Claim
73 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a supply potential applied to said data holding unit during a write period is set to be lower than a supply potential applied to said data holding unit during a read period.
Claim 8
Dependent Claim
73 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a supply potential applied to said data holding unit during a write period is set to be lower than a supply potential applied to said data holding unit during a read period.
Claim 9
Dependent Claim
72 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a ground potential applied to said data holding unit during a write period is set to be higher than a ground potential applied to peripheral circuits of said data holding unit.
Claim 10
Dependent Claim
72 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a ground potential applied to said data holding unit during a write period is set to be higher than a ground potential applied to peripheral circuits of said data holding unit.
Claim 11
Dependent Claim
73 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a ground potential applied to said data holding unit during a write period is set to be higher than a ground potential applied to said data holding unit during a read period.
Claim 12
Dependent Claim
73 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a ground potential applied to said data holding unit during a write period is set to be higher than a ground potential applied to said data holding unit during a read period.
Claim 13
Dependent Claim
76 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes of a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said P-type transistor during a read period is set to be lower than a well potential of said P-type transistor during a write period.
Claim 14
Dependent Claim
76 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes of a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said P-type transistor during a read period is set to be lower than a well potential of said P-type transistor during a write period.
Claim 15
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said N-type transistor during a read period is set to be higher than a well potential of said N-type transistor during a write period.
Claim 16
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said N-type transistor during a read period is set to be higher than a well potential of said N-type transistor during a write period.
Claim 17
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said P-type transistor during a write period is set to be lower than a well potential of said P-type transistor during a read period.
Claim 18
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said P-type transistor during a write period is set to be lower than a well potential of said P-type transistor during a read period.
Claim 19
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said P-type transistor during a write period is set to be higher than a well potential of said P-type transistor during a read period.
Claim 20
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said P-type transistor during a write period is set to be higher than a well potential of said P-type transistor during a read period.
Claim 21
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said N-type transistor during a write period is set to be lower than a well potential of said N-type transistor during a read period.
Claim 22
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said N-type transistor during a write period is set to be lower than a well potential of said N-type transistor during a read period.
Claim 23
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said N-type transistor during a write period is set to be higher than a well potential of said N-type transistor during a read period.
Claim 24
Dependent Claim
75 words
A data holding circuit comprising: a first inverter and a second inverter, each of which includes a P-type transistor and an N-type transistor, connected with each other through an output node of one of said first and second inverters and an input node of the other, wherein a well potential of said N-type transistor during a write period is set to be higher than a well potential of said N-type transistor during a read period.
Claim 25
Dependent Claim
163 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected together through an output node of one of said first and second inverters and an input node of the other of said first and second inverters; and peripheral circuits electrically connected to said data holding unit, wherein a difference between a supply potential and a ground potential applied to said data holding unit during a read period is larger than a difference between a supply potential and a ground potential applied to said data holding unit during a write period, or is larger than a difference between a supply potential and a ground potential applied to said data holding unit during a data holding period, and wherein the difference between the supply potential and the ground potential applied to said data holding unit during the read period is larger than a difference between a supply potential and a ground potential applied to said peripheral circuits.
Claim 26
Dependent Claim
163 words
A data holding circuit comprising: a data holding unit including a first inverter and a second inverter connected together through an output node of one of said first and second inverters and an input node of the other of said first and second inverters; and peripheral circuits electrically connected to said data holding unit, wherein a difference between a supply potential and a ground potential applied to said data holding unit during a read period is larger than a difference between a supply potential and a ground potential applied to said data holding unit during a write period, or is larger than a difference between a supply potential and a ground potential applied to said data holding unit during a data holding period, and wherein the difference between the supply potential and the ground potential applied to said data holding unit during the read period is larger than a difference between a supply potential and a ground potential applied to said peripheral circuits.
Claim 27
Dependent Claim
32 words
The data holding circuit of claim 13, wherein the supply potential applied to said data holding unit during the read period is higher than the supply potential applied to said peripheral circuits.
Claim 28
Dependent Claim
32 words
The data holding circuit of claim 13, wherein the supply potential applied to said data holding unit during the write period is lower than the supply potential applied to said peripheral circuits.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-25 | 2001-11-24 | 2002-05-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-25 | 2005-11-24 | 2006-05-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-25 | 2009-11-24 | 2010-05-26 | $7700.00 | Window Closed / Lapsed |