US5748642A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel processing integrated circuit tester
Assignee: Credence Systems Corp
•
Filing: 1995-09-25
•
Granted: 1998-05-05
•
Expires: 2015-09-25
Abstract
Abstract An integrated circuit tester includes several processing nodes, one node associated with each terminal of an integrated circuit device under test (DUT). At precisely determined times, each node generates and transmits a test signal to the associated DUT terminal or samples a DUT output signal produced at the DUT terminal. Each node includes memory for storing algorithmic instructions for generating a set of commands indicating when a test signal is to be transmitted to the associated terminal and indicating when a DUT output at the associated node is to be sampled. Each node also includes a processor for processing the algorithmic instructions to produce the commands. Each node further includes circuits responsive to the commands for transmitting the test signals to the associated DUT terminal and for sampling the DUT output signal produced at the associated DUT terminal at times indicated by the commands. The processing nodes are interconnected in serial fashion to form a network for conveying the algorithmic instructions to the memory of each node and for conveying signals for synchronizing operations of the processing nodes. The nodes contain circuitry to start and stop operations in a unified manner so that the serially connected nodes act as if connected in parallel.
Inventors
- 👤 Gary J. Lesmeister
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 10:58
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/31813; G01R31/2851; G01R31/319; G01R31/31903; G01R31/31907; G01R31/31908; G01R31/3191; G01R31/31917; G01R31/31919; G01R31/31921; G01R31/31922; G06; G06F; G06F1/00; G06F1/02; G06F1/025; G06F1/04
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
198 words
For an integrated circuit having a plurality of terminals for receiving test signals and for transmitting output signals generated by the integrated circuit, an apparatus for testing the integrated circuit by performing selected actions with respect to each of said terminals at predetermined times during a succession of test cycles of fixed duration, each of said actions being selected from a set comprising asserting a test signal, deasserting a test signal, and sampling an output signal, the integrated circuit tester comprising: means for generating a periodic clock signal; and a plurality of nodes, each node corresponding to a separate one of said terminals, each node comprising means receiving said clock signal for fixing the duration of each of said test cycles in relation to periods of said clock signal, each node executing algorithmic instructions during at least one of said test cycles for generating a command selecting one of said actions and indicating a time during a subsequent test cycle at which the selected action is to be taken, and each node responding to the generated command by carrying out the selected action with respect to its corresponding terminal at the indicated time during said subsequent test cycle.
Claim 2
Dependent Claim
198 words
For an integrated circuit having a plurality of terminals for receiving test signals and for transmitting output signals generated by the integrated circuit, an apparatus for testing the integrated circuit by performing selected actions with respect to each of said terminals at predetermined times during a succession of test cycles of fixed duration, each of said actions being selected from a set comprising asserting a test signal, deasserting a test signal, and sampling an output signal, the integrated circuit tester comprising: means for generating a periodic clock signal; and a plurality of nodes, each node corresponding to a separate one of said terminals, each node comprising means receiving said clock signal for fixing the duration of each of said test cycles in relation to periods of said clock signal, each node executing algorithmic instructions during at least one of said test cycles for generating a command selecting one of said actions and indicating a time during a subsequent test cycle at which the selected action is to be taken, and each node responding to the generated command by carrying out the selected action with respect to its corresponding terminal at the indicated time during said subsequent test cycle.
Claim 3
Dependent Claim
96 words
The apparatus in accordance with claim 1 wherein each node comprises: means receiving said clock signal for producing an indicating signal marking a start of each of said successive test cycles in relation to periods of said clock signal, memory means for storing said algorithmic instructions, processing means for responding to said indicating signal by executing said algorithmic instructions stored in said memory means thereby to generate said command, and means responsive to said command for carrying out the selected action with respect to the corresponding terminal at the indicated time during said subsequent test cycle.
Claim 4
Dependent Claim
60 words
The apparatus in accordance with claim 2 wherein said means receiving said clock signal comprises: means for generating a plurality of timing signals wherein said timing signals and said clock signal have periods of similar duration but wherein said timing signals have dissimilar phases, and means for producing said indicating signal by counting periods of one of said timing signal.
Claim 5
Dependent Claim
43 words
The apparatus in accordance with claim 3 wherein said command indicates said time by indicating one of said timing signals and wherein said means responsive to said command carries out said selected action in response to the indicated one of said timing signals.
Claim 6
Dependent Claim
58 words
The apparatus in accordance with claim 3 wherein said command indicates said time by indicating one of said timing signals and indicating a delay time and wherein said means responsive to said command carries out said selected action in response to the indicated one of said timing signals, wherein said response is delayed by the indicated delay time.
Claim 7
Dependent Claim
20 words
The apparatus in accordance with claim 1 further comprising means interconnecting said plurality of nodes for conveying algorithmic instructions therebetween.
Claim 8
Dependent Claim
118 words
The apparatus in accordance with claim 6 wherein said means interconnecting said plurality of nodes comprises: a plurality of transmission lines for conveying algorithmic instructions; and a plurality of link means, each link means being connected to a separate pair of said transmission lines for receiving algorithmic instructions conveyed on one transmission line of said pair of transmission lines and selectively one of transmitting the received set of algorithmic instructions on another transmission line of said pair of transmission lines or forwarding the received set of algorithmic instructions to a separate one of said nodes for execution thereby, wherein said plurality of transmission lines and link means form a network for conveying said algorithmic instructions between said nodes.
References Cited (Backward Citations)
US3931506A
Cited
US4070565A
Cited
US4354268A
Cited
US4402055A
Cited
US4439858A
Cited
US4397021A
Cited
US4517512A
Cited
US4637020A
Cited
US4806852A
Cited
US4862460A
Cited
US4813043A
Cited
US4807229A
Cited
US4928278A
Cited
US5068601A
Cited
US5345186A
Cited
US5414639A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-04 | 2001-11-03 | 2002-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-04 | 2005-11-03 | 2006-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-04 | 2009-11-03 | 2010-05-05 | $7700.00 | Window Closed / Lapsed |