Patent US5744374A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5744374A Expired / Lapsed US ⏱️ 0.0 years remaining

Device and manufacturing method for a ferroelectric memory

Assignee: Samsung Electronics Co Ltd
•
Filing: 1996-11-18
•
Granted: 1998-04-28
•
Expires: 2016-11-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A ferroelectric memory device of an MFIS FET structuring using a yttrium oxide film as a buffer film and a manufacturing method of the memory device are provided. The MFIS FET includes a p-type silicon substrate, a field oxide film formed in a device isolation region of the silicon substrate, a gate yttrium oxide film formed on the surface of the silicon substrate, a gate ferroelectric film formed on the gate yttrium oxide film, a gate TiN electrode formed on the gate ferroelectric film, and an n-type source/drain region formed in the silicon substrate of both sides of the gate TiN electrode. In this way, single crystals of the gate yttrium oxide film are easily formed resulting in the formation of a good-quality ferroelectric film on the yttrium oxide film.

Inventors

  • 👤 Jong Moon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 01:12
CPC Classifications
H; H10; H10B; H10B51/00; H10B53/00; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/689; H10D30/00; H10D30/01; H10D30/021; H10D30/0415; H10D30/60; H10D30/701; Y; Y10; Y10S; Y10S257/00; Y10S257/915

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 114 words
A method for manufacturing a ferroelectric memory device, comprising the steps of: forming a device isolation region in a area of a semiconductor substrate of a first conductivity type; sequentially depositing a yttrium oxide film, a ferroelectric film, and a conductive film over the surface of the semiconductor substrate; forming a mask pattern over the yttrium oxide film, ferroelectric film, and gate conductive film; forming a gate electrode, a ferroelectric gate film and a yttrium oxide gate film by etching the conductive film, the ferroelectric film and the yttrium oxide film, using the mask pattern as an etching mask; and forming a source/drain region by ion-implanting a second conductivity impurity into the semiconductor substrate.
Claim 2
Independent Claim 114 words
A method for manufacturing a ferroelectric memory device, comprising the steps of: forming a device isolation region in a area of a semiconductor substrate of a first conductivity type; sequentially depositing a yttrium oxide film, a ferroelectric film, and a conductive film over the surface of the semiconductor substrate; forming a mask pattern over the yttrium oxide film, ferroelectric film, and gate conductive film; forming a gate electrode, a ferroelectric gate film and a yttrium oxide gate film by etching the conductive film, the ferroelectric film and the yttrium oxide film, using the mask pattern as an etching mask; and forming a source/drain region by ion-implanting a second conductivity impurity into the semiconductor substrate.
Claim 3
Dependent Claim 35 words
A method for manufacturing a ferroelectric memory device as claimed in claim 1, wherein the mask pattern comprises a material selected from the group consisting of SiON, SiO 2 and Si 3 N 4 .
Claim 4
Independent Claim 177 words
A method for manufacturing a ferroelectric memory device, comprising the steps of: forming a device isolation region in a area of a semiconductor substrate of a first conductivity type; sequentially depositing a yttrium oxide film, a ferroelectric film, a conductive film, and a mask layer; forming a mask pattern by patterning the mask layer; forming a gate comprising a gate electrode, a gate ferroelectric film, and a gate yttrium oxide film by etching the gate conductive film, the ferroelectric film, and the yttrium oxide film, using the mask pattern as an etching mask; ion-implanting a first impurity of a second conductivity type different from the first conductivity type and having a first concentration into the semiconductor substrate; forming a spacer over the gate and covering sidewalls of the gate by depositing a material layer over the semiconductor substrate and dry-etching the material layer; and forming a source/drain region by again ion-implanting a second impurity of the second conductivity type and having a second concentration into the semiconductor substrate, the second concentration being higher than the first concentration.
Claim 5
Independent Claim 177 words
A method for manufacturing a ferroelectric memory device, comprising the steps of: forming a device isolation region in a area of a semiconductor substrate of a first conductivity type; sequentially depositing a yttrium oxide film, a ferroelectric film, a conductive film, and a mask layer; forming a mask pattern by patterning the mask layer; forming a gate comprising a gate electrode, a gate ferroelectric film, and a gate yttrium oxide film by etching the gate conductive film, the ferroelectric film, and the yttrium oxide film, using the mask pattern as an etching mask; ion-implanting a first impurity of a second conductivity type different from the first conductivity type and having a first concentration into the semiconductor substrate; forming a spacer over the gate and covering sidewalls of the gate by depositing a material layer over the semiconductor substrate and dry-etching the material layer; and forming a source/drain region by again ion-implanting a second impurity of the second conductivity type and having a second concentration into the semiconductor substrate, the second concentration being higher than the first concentration.
Claim 6
Dependent Claim 41 words
A method for manufacturing a ferroelectric memory device as claimed in claim 3, wherein the mask layer comprises a material selected from the group consisting of SiON, SiO 2 , Y 2 O 3 , and Si 3 N 4 .
Claim 7
Dependent Claim 25 words
A method for manufacturing a ferroelectric memory device as claimed in claim 3, wherein the spacer layer comprises the same material as the mask layer.

References Cited (Backward Citations)

US5053917A Cited
US5185689A Cited
US5187638A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-27 2001-10-27 2002-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-27 2005-10-27 2006-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-27 2009-10-27 2010-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag