Patent US5742765A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5742765A Expired / Lapsed US ⏱️ 0.0 years remaining

Combination local ATM segmentation and reassembly and physical layer device

Assignee: Microsemi Storage Solutions Ltd
•
Filing: 1996-06-19
•
Granted: 1998-04-21
•
Expires: 2016-06-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An ATM network interface comprising a physical layer interface having transmit and receive line interfaces, transmit and receive framers and overhead processors coupled to respective ones of the transmit and receive line interfaces and transmit and receive cell processors coupled to respective ones of transmit and receive framers and overhead processors. The interface further includes a segmentation and reassembly interface coupled to the physical layer interface having transmit and receive ATM and adaptation layer processors coupled to respective ones of the transmit and receive ATM cell processors and a transmit ATM Traffic Shaper coupled to said Transmit ATM and Adaptation Layer Processor, and a coupler to couple the segmentation and reassembly interface to a PCI bus. By incorporating the SAR unit on the same monolithic device as the remainder of the interface, one is able to eliminate the need for expensive external static RAM or SRAM for connection context memory.

Inventors

  • 👤 David Wong
  • 👤 Salman Ghufran
  • 👤 Vernon Robert Little

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 08:25
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/40; H04L49/405; H04J; H04J3/00; H04J3/16; H04J3/1605; H04J3/1611; H04L7/00; H04L7/04; H04L7/10; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; H04L12/00; H04L12/54; H04L12/56; H04L12/5601; H04L2012/5614; H04L2012/5616; H04L2012/5638; H04L2012/5646; H04L2012/5652; H04L2012/5653; H04L2012/5658; H04L2012/5678; H04L2012/568; H04L7/048

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 161 words
An ATM network interface, comprising: (a) a physical layer interface having (i) transmit and receive line interfaces; (ii) transmit and receive framers and overhead processors coupled to respective ones of said transmit and receive line interfaces; and (iii) transmit and receive cell processors coupled to respective ones of said transmit and receive framers and overhead processors; (b) a segmentation and reassembly interface coupled to said physical layer interface having (i) transmit and receive ATM and adaptation layer processors coupled to respective ones of said transmit and receive ATM cell processors; and (ii) a transmit ATM Traffic Shaper coupled to said Transmit ATM and Adaptation Layer Processor; and (c) means for coupling said segmentation and reassembly interface to a PCI bus wherein said segmentation and reassembly interface and said physical layer interface are combined on a monolithic substrate so as to avoid the need for external connection context memory and to eliminate interfaces so as to reduce the number of chip pins.
Claim 2
Dependent Claim 161 words
An ATM network interface, comprising: (a) a physical layer interface having (i) transmit and receive line interfaces; (ii) transmit and receive framers and overhead processors coupled to respective ones of said transmit and receive line interfaces; and (iii) transmit and receive cell processors coupled to respective ones of said transmit and receive framers and overhead processors; (b) a segmentation and reassembly interface coupled to said physical layer interface having (i) transmit and receive ATM and adaptation layer processors coupled to respective ones of said transmit and receive ATM cell processors; and (ii) a transmit ATM Traffic Shaper coupled to said Transmit ATM and Adaptation Layer Processor; and (c) means for coupling said segmentation and reassembly interface to a PCI bus wherein said segmentation and reassembly interface and said physical layer interface are combined on a monolithic substrate so as to avoid the need for external connection context memory and to eliminate interfaces so as to reduce the number of chip pins.
Claim 3
Dependent Claim 43 words
An ATM network interface according to claim 1, including a transmit multipurpose port coupled to an input of said transmit ATM and Adaptation Layer Processor to allow insertion of cells into a cell stream emanating from said transmit ATM and Adaptation Layer Processor.
Claim 4
Dependent Claim 44 words
An ATM network interface according to claim 1 or 2, including an a receive multipurpose port coupled to an output of said receive ATM and Adaptation Layer Processor to allow cell extraction of cells copied by said receive ATM and Adaptation Layer Cell processor.
Claim 5
Dependent Claim 62 words
An ATM network interface according to claim 1, including a transmit multipurpose port coupled to an input of said transmit ATM and Adaptation Layer Processor to allow insertion of cells into a cell stream emanating from said transmit ATM and Adaptation Layer Processor and a receive multipurpose port coupled to said receive ATM and Adaptation Layer Processor to allow cell extraction therefrom.
Claim 6
Dependent Claim 33 words
An ATM network interface according to claim 1, wherein a receive multipurpose port is coupled to an input of said Receive ATM & Adaptation Layer Processor when in an Utopia or SCI-PHY coupling.
Claim 7
Dependent Claim 33 words
An ATM network interface according to claim 1, wherein a transmit multipurpose port is coupled to an output of said transmit ATM & Adaptation Layer Processor when in a Utopia or SCI-PHY coupling.
Claim 8
Dependent Claim 28 words
An ATM network interface according to claim 1, wherein said transmit and receive framer and overhead processors each include section, line and path overhead processors coupled in series.
Claim 9
Dependent Claim 22 words
An ATM network interface according to claim 1, wherein said Transmit ATM Traffic Shaper includes an ATM variable bit rate cell scheduler.
Claim 10
Dependent Claim 30 words
An ATM network interface according to claim 1, wherein said coupling means is a peripheral component interconnect (PCI) controller coupled to said transmit and receive ATM and Adaptation Layer Processors.
Claim 11
Dependent Claim 22 words
An ATM network interface according to claim 1, wherein said coupling means further includes a direct memory access controller with scatter/gather capabilities.
Claim 12
Dependent Claim 40 words
An ATM network interface according to claim 10, wherein payloads of packets under reassembly are burst written into memory of a PCI Host without alerting the PCI Host until a complete packet has been reassembled thereby minimizing PCI Host interaction.
Claim 13
Dependent Claim 16 words
An ATM network interface according to claim 1, including a variable bit rate (VBR) cell scheduler.
Claim 14
Dependent Claim 42 words
An ATM network interface according to claim 12, wherein said VBR cell scheduler includes a Transmit ATM Traffic Shaper which provides peak rate enforcement using peak rate queues and average cell rate enforcement using peak rate queues coupled with token bucket averaging.
Claim 15
Dependent Claim 19 words
An ATM network interface according to claim 1, including a microprocessor interface for coupling to an external local microprocessor.
Claim 16
Dependent Claim 70 words
An ATM network interface according to claim 12, including a mailbox coupled to said external local microprocessor interface having two mailbox buffers with associated semaphores, one of said buffers for PCI Host to microprocessor communication and the other for microprocessor to PCI Host communication wherein registers in said ATM network interface under control of said external local microprocessor can be accessed by the PCI Host only through said mailbox buffers.

References Cited (Backward Citations)

US5239544A Cited
US5384774A Cited
US5640399A Cited
US5568486A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-20 2001-10-20 2002-04-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-20 2005-10-20 2006-04-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-20 2009-10-20 2010-04-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag