US5740404A — Digital signal processor with on-chip select deco…

Claim 1

Independent Claim 475 words

A parallel interface for communicating on an external address bus and an external data bus with an external memory and for use in a digital signal processor having a plurality of separate internal data busses and internal address busses, said external memory having a particular memory configuration selected from among a plurality of memory configurations, said parallel interface comprising: means for selectably routing an address from a specific address bus of said internal address busses onto said external address bus and routing data between a specific data bus of said internal data busses and said external data bus when access to said external memory is requested; a chip select decoder having: a programmable chip select mode register for storing a mode configuration word that identifies said particular memory configuration from among said plurality of memory configurations; and a decoder circuit, responsive to both a plurality of bits of said address and said mode configuration word, for generating a chip select signal to enable a specific memory device of said external memory to be accessed with said address on said external address bus so as to receive or provide said data on said external data bus; and a wait status controller for generating an output wait release signal to indicate when said specific memory device is available for being accessed, said wait status controller having: a programmable wait state control register for storing a corresponding wait state packet for each memory device of said external memory, said wait state packet comprising a wait status indicator and a wait state count, said wait status indicator when set to a first predefined value indicating internal wait state generation and when set to a second predefined value indicating external wait state generation, said wait state count representative of a delay prior to allowing access to a corresponding memory device of said external memory; a first selector, responsive to said chip select signal from said decoder circuit, for selecting a wait state packet stored in said programable wait state control register corresponding to said specific memory device; a counter for generating a count of machine cycles of said digital signal processor when access to said external memory is requested; a comparator for comparing said wait state count of said selected wait state packet and said generated count and generating an internal wait release signal when said wait state count of said selected wait state packet and said generated count are equal; means, responsive to a ready signal generated by an external wait state generator indicating that said specific memory device is ready to be accessed, for generating an external wait release signal; and a second selector, responsive to said wait status indicator of said selected wait state packet, for selectably providing one of said internal wait release signal and said external wait release signal as said output wait release signal.

Claim 2

Dependent Claim 475 words

A parallel interface for communicating on an external address bus and an external data bus with an external memory and for use in a digital signal processor having a plurality of separate internal data busses and internal address busses, said external memory having a particular memory configuration selected from among a plurality of memory configurations, said parallel interface comprising: means for selectably routing an address from a specific address bus of said internal address busses onto said external address bus and routing data between a specific data bus of said internal data busses and said external data bus when access to said external memory is requested; a chip select decoder having: a programmable chip select mode register for storing a mode configuration word that identifies said particular memory configuration from among said plurality of memory configurations; and a decoder circuit, responsive to both a plurality of bits of said address and said mode configuration word, for generating a chip select signal to enable a specific memory device of said external memory to be accessed with said address on said external address bus so as to receive or provide said data on said external data bus; and a wait status controller for generating an output wait release signal to indicate when said specific memory device is available for being accessed, said wait status controller having: a programmable wait state control register for storing a corresponding wait state packet for each memory device of said external memory, said wait state packet comprising a wait status indicator and a wait state count, said wait status indicator when set to a first predefined value indicating internal wait state generation and when set to a second predefined value indicating external wait state generation, said wait state count representative of a delay prior to allowing access to a corresponding memory device of said external memory; a first selector, responsive to said chip select signal from said decoder circuit, for selecting a wait state packet stored in said programable wait state control register corresponding to said specific memory device; a counter for generating a count of machine cycles of said digital signal processor when access to said external memory is requested; a comparator for comparing said wait state count of said selected wait state packet and said generated count and generating an internal wait release signal when said wait state count of said selected wait state packet and said generated count are equal; means, responsive to a ready signal generated by an external wait state generator indicating that said specific memory device is ready to be accessed, for generating an external wait release signal; and a second selector, responsive to said wait status indicator of said selected wait state packet, for selectably providing one of said internal wait release signal and said external wait release signal as said output wait release signal.

Claim 3

Dependent Claim 46 words

The parallel interface of claim 1 wherein said plurality of memory configurations includes a first configuration in which said external memory is a single memory device, and a second configuration, distinct from said first configuration, in which said external memory comprises a plurality of memory devices.

Claim 4

Dependent Claim 126 words

The parallel interface of claim 1 wherein: said programmable chip select mode register also stores an arbitration word that indicates that said specific memory device is shared; said parallel interface further comprises a bus arbitration controller for enabling said digital signal processor to share said specific memory device with at least a second digital signal processor; said bus arbitration controller having an access controller, responsive to said chip select signal and to said arbitration word, for transmitting a request signal to an external arbiter for accessing said specific memory device and, responsive to an acknowledge signal from said external arbiter indicating that said specific memory device is available to be accessed, for generating a counter enable signal to enable said counter to begin said provided count.

Claim 5

Independent Claim 454 words

A method of interfacing with an external memory on an external address bus and an external data bus and for use in a digital signal processor having a plurality of separate internal data busses and internal address busses, said external memory having a particular memory configuration selected from among a plurality of memory configurations, said method comprising the steps of: selectably routing an address from a specific address bus of said internal address busses onto said external address bus and routing data between a specific data bus of said internal data busses and said external data bus when access to said external memory is requested; storing in a programmable chip select mode register of said digital signal processor a mode configuration word that identifies said particular memory configuration from among said plurality of memory configurations; and in response to both a plurality of bits of said address and said mode configuration word, generating a chip select signal to enable a specific memory device of said external memory to be accessed with said address on said external address bus so as to receive or provide said data on said external data bus; and generating an output wait release signal to indicate when said specific memory device is available for being accessed, said output wait release signal generating step including: storing in a programmable wait state control register of said digital signal processor a corresponding wait state packet for each memory device of said external memory, said packet comprising a wait status indicator and a wait state count, said wait status indicator when set to a first predefined value indicating internal wait state generation and when set to a second predefined value indicating external wait state generation, said wait state count representative of a delay prior to allowing access to a corresponding memory device of said external memory; in response to said chip select signal, selecting a wait state packet stored in said programmable wait state control register corresponding to said specific memory device; generating a count of machine cycles of said digital signal processor when access to said external memory is requested; comparing said wait count of said selected wait state packet and said generated count and generating an internal wait release signal when said wait state count of said selected wait state packet and said generated count are equal; in response to a ready signal generated by an external wait state generator indicating that said specific memory device is ready to be accessed, generating an external wait release signal; and in response to said wait status indicator of said selected wait state packet, selectably providing one of said internal wait release signal and said external wait release signal as said output wait release signal.

Claim 6

Independent Claim 454 words

A method of interfacing with an external memory on an external address bus and an external data bus and for use in a digital signal processor having a plurality of separate internal data busses and internal address busses, said external memory having a particular memory configuration selected from among a plurality of memory configurations, said method comprising the steps of: selectably routing an address from a specific address bus of said internal address busses onto said external address bus and routing data between a specific data bus of said internal data busses and said external data bus when access to said external memory is requested; storing in a programmable chip select mode register of said digital signal processor a mode configuration word that identifies said particular memory configuration from among said plurality of memory configurations; and in response to both a plurality of bits of said address and said mode configuration word, generating a chip select signal to enable a specific memory device of said external memory to be accessed with said address on said external address bus so as to receive or provide said data on said external data bus; and generating an output wait release signal to indicate when said specific memory device is available for being accessed, said output wait release signal generating step including: storing in a programmable wait state control register of said digital signal processor a corresponding wait state packet for each memory device of said external memory, said packet comprising a wait status indicator and a wait state count, said wait status indicator when set to a first predefined value indicating internal wait state generation and when set to a second predefined value indicating external wait state generation, said wait state count representative of a delay prior to allowing access to a corresponding memory device of said external memory; in response to said chip select signal, selecting a wait state packet stored in said programmable wait state control register corresponding to said specific memory device; generating a count of machine cycles of said digital signal processor when access to said external memory is requested; comparing said wait count of said selected wait state packet and said generated count and generating an internal wait release signal when said wait state count of said selected wait state packet and said generated count are equal; in response to a ready signal generated by an external wait state generator indicating that said specific memory device is ready to be accessed, generating an external wait release signal; and in response to said wait status indicator of said selected wait state packet, selectably providing one of said internal wait release signal and said external wait release signal as said output wait release signal.

Claim 7

Dependent Claim 45 words

The method of claim 4 wherein said plurality of memory configurations includes a first configuration in which said external memory is a single memory device, and a second configuration, distinct from said first configuration, in which said external memory comprises a plurality of memory devices.

Claim 8

Dependent Claim 113 words

The method of claim 4 further comprising the steps of: storing in said programmable chip select mode register an arbitration word that indicates that said specific memory device is shared; enabling said digital signal processor to share said specific memory device with at least a second digital signal processor, said enabling step including: in response to said chip select signal and to said arbitration word, transmitting a request signal to an external arbiter for accessing said specific memory device; and in response to an acknowledge signal from said external arbiter indicating that said specific memory device is available to be accessed, generating a counter enable signal to enable said provided count to begin.

Claim 9

Dependent Claim 467 words

A digital signal processor comprising: a plurality of separate internal data busses and internal address busses; a parallel interface for communicating on an external address bus and an external data bus with an external memory, said external memory having a particular memory configuration selected from among a plurality of memory configurations, said parallel interface comprising: means for selectably routing an address from a specific address bus of said internal address busses onto said external address bus and routing data between a specific data bus of said internal data busses and said external data bus when access to said external memory is requested; a chip select decoder having: a programmable chip select register for storing a mode configuration word that identifies said particular memory configuration from among said plurality of memory configurations; and a decoder circuit, responsive to both a plurality of bits of said address and said mode configuration word, for generating a chip select signal to enable a specific memory device of said external memory to be accessed with said address on said external address bus so as to receive or provide said data on said external data bus; and a wait state controller for generating an output wait release signal to indicate when said specific memory device is available for being accessed, said wait state controller having: a programmable wait state control register for storing a wait state packet for each memory device of said external memory, said packet comprising a wait status indicator and a wait state count, said wait status indicator when set to a first predefined value indicating internal wait state generation and when set to a second predefined value indicating external wait state generation, said wait state count representative of a delay prior to allowing access to a corresponding memory device of said external memory; a first selector, responsive to said chip select signal from said decoder circuit, for selecting a wait state packet stored in said programmable wait state control register corresponding to said specific memory device; a counter for generating a count of machine cycles of said digital signal processor when access to said external memory is requested; a comparator for comparing said wait state count of said selected wait state packet and said generated count and generating an internal wait release signal when said wait state count of said selected wait state packet and said generated count are equal; means, responsive to a ready signal generated by an external wait state generator indicating that said specific memory device is ready to be accessed, for generating an external wait release signal; and a second selector, responsive to said wait status indicator of said selected wait state packet, for selectably providing one of said internal wait release signal and said external wait release signal as said output wait release signal.

Claim 10

Dependent Claim 467 words

A digital signal processor comprising: a plurality of separate internal data busses and internal address busses; a parallel interface for communicating on an external address bus and an external data bus with an external memory, said external memory having a particular memory configuration selected from among a plurality of memory configurations, said parallel interface comprising: means for selectably routing an address from a specific address bus of said internal address busses onto said external address bus and routing data between a specific data bus of said internal data busses and said external data bus when access to said external memory is requested; a chip select decoder having: a programmable chip select register for storing a mode configuration word that identifies said particular memory configuration from among said plurality of memory configurations; and a decoder circuit, responsive to both a plurality of bits of said address and said mode configuration word, for generating a chip select signal to enable a specific memory device of said external memory to be accessed with said address on said external address bus so as to receive or provide said data on said external data bus; and a wait state controller for generating an output wait release signal to indicate when said specific memory device is available for being accessed, said wait state controller having: a programmable wait state control register for storing a wait state packet for each memory device of said external memory, said packet comprising a wait status indicator and a wait state count, said wait status indicator when set to a first predefined value indicating internal wait state generation and when set to a second predefined value indicating external wait state generation, said wait state count representative of a delay prior to allowing access to a corresponding memory device of said external memory; a first selector, responsive to said chip select signal from said decoder circuit, for selecting a wait state packet stored in said programmable wait state control register corresponding to said specific memory device; a counter for generating a count of machine cycles of said digital signal processor when access to said external memory is requested; a comparator for comparing said wait state count of said selected wait state packet and said generated count and generating an internal wait release signal when said wait state count of said selected wait state packet and said generated count are equal; means, responsive to a ready signal generated by an external wait state generator indicating that said specific memory device is ready to be accessed, for generating an external wait release signal; and a second selector, responsive to said wait status indicator of said selected wait state packet, for selectably providing one of said internal wait release signal and said external wait release signal as said output wait release signal.

Claim 11

Dependent Claim 47 words

The digital signal processor of claim 7 wherein said plurality of memory configurations includes a first configuration in which said external memory is a single memory device, and a second configuration, distinct from said first configuration, in which said external memory comprises a plurality of memory devices.

Claim 12

Dependent Claim 126 words

The digital signal processor of claim 7 wherein: said programmable chip select register also stores an arbitration word that indicates that said specific memory device is shared; said parallel interface further comprises a bus arbitration controller for enabling said digital signal processor to share said specific memory device with at least a second digital signal processor; said bus arbitration controller having an access controller, responsive to said chip select signal and to said arbitration word, for transmitting a request signal to an external arbiter for accessing said specific memory device and, responsive to an acknowledge signal from said external arbiter indicating that said specific memory device is available to be accessed, for generating a counter enable signal to enable said counter to begin said provided count.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2001-04-13	2001-10-13	2002-04-14	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2005-04-13	2005-10-13	2006-04-14	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2009-04-13	2009-10-13	2010-04-14	$7700.00	Window Closed / Lapsed

Digital signal processor with on-chip select decoder and wait state generator

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag