← Back to Patent Explorer
US5734201A Expired / Lapsed US ⏱️ 0.0 years remaining

Low profile semiconductor device with like-sized chip and mounting substrate

Assignee: NXP USA Inc
•
Filing: 1994-10-21
•
Granted: 1998-03-31
•
Expires: 2014-10-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A low profile semiconductor device (24) is manufactured by mounting a semiconductor die (26) onto a substrate (28) using an interposer (30). The interposer couples an active surface (32) of the die (26) to conductive traces (33) on the top surface of the substrate. The interposer is directionally conductive so that electrical conductivity is limited to the z-direction through thickness of the interposer. The interposer both affixes the die to the substrate and provides the first level of interconnects for the device. The inactive surface (36) of the die can be exposed for efficient thermal dissipation. An optional heat spreader (50) may be added for increased thermal management. The device may be overmolded, glob-topped, capped, or unencapsulated. Separate die-attach and wire bonding processes are eliminated. A second level of interconnects are provided by either solder balls (38), solder columns (44), or pins (64).

Inventors

  • 👤 Frank Djennas
  • 👤 Wilhelm Sterlin
  • 👤 Bennett A. Joiner, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:11
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W72/00; H10W72/071; H10W72/073; H10W72/07331; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/731; H10W90/734; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 161 words
A low profile semiconductor device comprising: a mounting substrate having a pattern of conductive traces on a first surface and a plurality of conductive pads on a second surface, the plurality of conductive pads being electrically connected to the pattern of conductive traces; semiconductor die having a plurality of bonding pads disposed in an area array on an active surface of the semiconductor die, wherein the semiconductor die and the mounting substrate are substantially of a same width and length, the semiconductor die being mounted to the first surface; a compliant interposer coupling the plurality of bonding pads on the active surface of the semiconductor die to the pattern of conductive traces on the first surface of the mounting substrate, wherein the interposer provides a first level of interconnects between the semiconductor die and the pattern of conductive traces; and a plurality of external electrical connections connected to the plurality of conductive pads on the second surface of the mounting substrate.
Claim 2
Dependent Claim 161 words
A low profile semiconductor device comprising: a mounting substrate having a pattern of conductive traces on a first surface and a plurality of conductive pads on a second surface, the plurality of conductive pads being electrically connected to the pattern of conductive traces; semiconductor die having a plurality of bonding pads disposed in an area array on an active surface of the semiconductor die, wherein the semiconductor die and the mounting substrate are substantially of a same width and length, the semiconductor die being mounted to the first surface; a compliant interposer coupling the plurality of bonding pads on the active surface of the semiconductor die to the pattern of conductive traces on the first surface of the mounting substrate, wherein the interposer provides a first level of interconnects between the semiconductor die and the pattern of conductive traces; and a plurality of external electrical connections connected to the plurality of conductive pads on the second surface of the mounting substrate.
Claim 3
Dependent Claim 46 words
The device according to claim 1, wherein the interposer is smaller in width and length than the semiconductor die and the mounting substrate, the device further comprising an insulative epoxy sealant mound a perimeter of the interposer to provide mechanical and environmental protection for the device.
Claim 4
Dependent Claim 29 words
The device according to claim 1, wherein the plurality of external electrical connections is selected from a group consisting of: solder balls, solder columns, conductive polymer balls, and pins.

References Cited (Backward Citations)

US4276558A Cited
US4514752A Cited
US4811081A Cited
US5147210A Cited
US4903118A Cited
EP0368262A2 Cited
US5140405A Cited
US5136365A Cited
US5183969A Cited
US5216278A Cited
US5311059A Cited
US5319242A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-03-30 2001-09-29 2002-03-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-03-30 2005-09-29 2006-03-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-03-30 2009-09-29 2010-03-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag