Patent US5732234A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5732234A Expired / Lapsed US ⏱️ 0.0 years remaining

System for obtaining parallel execution of existing instructions in a particulr data processing configuration by compounding rules based on instruction categories

Assignee: International Business Machines Corp
•
Filing: 1996-08-15
•
Granted: 1998-03-24
•
Expires: 2016-08-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for processing a sequence of instructions has a set of compounding rules based on an analysis of existing instructions to separate them into different classes. The analysis determines which instructions qualify, either with instructions in their own class or with instructions in other classes, for parallel execution in a particular hardware configuration. Such compounding rules are used as a standard for pre-processing an instruction stream in order to look for groups of two or more adjacent scalar instructions that can be executed in parallel.

Inventors

  • 👤 Stamatis Vassiliadis
  • 👤 Bartholomew Blaner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 03:14
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3818; G06F9/382; G06F9/3017; G06F9/3802; G06F9/3808; G06F9/3836; G06F9/3842; G06F9/3853; G06F9/3885

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 208 words
A computer implemented system for processing a sequence of existing binary encoded scalar instructions stored in a data storage unit, each instruction including an operation code, prior to fetching said sequence for execution in a data processing system that is capable of parallel instruction execution but places constraints on said parallel instruction execution, comprising in combination: an instruction compounding unit; means for transferring said sequence of binary encoded scalar instructions from said data storage unit to said instruction compounding unit; said instruction compounding unit assigning each operation code in said sequence of instructions to one of a plurality of categories based on a function performed by said data processing system in response to said operation code, the number of said categories being less than the number of operation codes in said sequence of instructions; said instruction compounding unit storing data that encodes those instruction pairs in said sequence of instructions that are compoundable based on the category assigned to the operation code of each adjacent instruction of said instruction pairs; said instruction compounding unit processing groups of instructions to generate a compounding instruction for instruction pairs by comparing in a relational matrix a category assigned respectively to each instruction of the instruction pairs in said group of instructions.
Claim 2
Dependent Claim 208 words
A computer implemented system for processing a sequence of existing binary encoded scalar instructions stored in a data storage unit, each instruction including an operation code, prior to fetching said sequence for execution in a data processing system that is capable of parallel instruction execution but places constraints on said parallel instruction execution, comprising in combination: an instruction compounding unit; means for transferring said sequence of binary encoded scalar instructions from said data storage unit to said instruction compounding unit; said instruction compounding unit assigning each operation code in said sequence of instructions to one of a plurality of categories based on a function performed by said data processing system in response to said operation code, the number of said categories being less than the number of operation codes in said sequence of instructions; said instruction compounding unit storing data that encodes those instruction pairs in said sequence of instructions that are compoundable based on the category assigned to the operation code of each adjacent instruction of said instruction pairs; said instruction compounding unit processing groups of instructions to generate a compounding instruction for instruction pairs by comparing in a relational matrix a category assigned respectively to each instruction of the instruction pairs in said group of instructions.
Claim 3
Dependent Claim 23 words
The system of claim 1 wherein said compounding unit is a software pre-processing program used as part of a compiler or a post-compiler.
Claim 4
Dependent Claim 26 words
The system of claim 1 wherein said compounding unit is a hardware pre-processing unit which processes instructions prior to their being fetched from a cache buffer.
Claim 5
Dependent Claim 31 words
The system of claim 1 wherein said compounding unit is capable of producing a compounded sequence of instructions having a control field identifying pairs of adjacent instructions capable of parallel execution.
Claim 6
Dependent Claim 34 words
The system of claim 1 wherein said compounding unit is capable of producing a compounded sequence of instructions having a control field identifying groups of three or more adjacent instructions capable of parallel execution.
Claim 7
Dependent Claim 20 words
The system of claim 4 wherein said control field comprises at least one identifier bit associated with each compound instruction.
Claim 8
Dependent Claim 25 words
The system of claim 4, wherein said control field includes an identifier bit portion and a control bit portion different from said identifier bit portion.
Claim 9
Dependent Claim 24 words
The system of claim 5, wherein said control field comprises at least one identifier bit associated with each individual instruction forming a compound instruction.
Claim 10
Dependent Claim 25 words
The system of claim 8, wherein said control field comprises at least one identifier bit associated with each individual instruction not forming a compound instruction.

References Cited (Backward Citations)

US4295193A Cited
EP0052194A1 Cited
JPS61245239A Cited
US4942525A Cited
US5197137A Cited
US5506974A Cited
EP0449661A2 Cited
US5377339A Cited
US5163139A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-03-23 2001-09-22 2002-03-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-03-23 2005-09-22 2006-03-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-03-23 2009-09-22 2010-03-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag