US5710733A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Processor-inclusive memory module
Assignee: Morgan Stanley and Co LLC
•
Filing: 1996-01-22
•
Granted: 1998-01-20
•
Expires: 2016-01-22
Abstract
Abstract A processor-inclusive memory module (PIMM) is disclosed. In one embodiment of the present invention, the PIMM includes a printed circuit board having first and second opposing surfaces. The printed circuit board also has an address line formed therein. A first SRAM is mounted on the first surface of the printed circuit board. The present PIMM is further comprised of a second SRAM mounted on the second surface of the printed circuit board. The second SRAM is mounted on the second surface of the printed circuit board directly opposite the first SRAM mounted on the first surface of the printed circuit board. The first and second SRAMs are coupled to the address line by respective cache buses. A processor is also mounted on the first surface of the printed circuit board, and is coupled to the address line. In one embodiment of the invention, a heat sink is thermally coupled to the processor. The processor has a plurality of contact pads disposed thereon. Electrical connectors extend from the second surface of the printed circuit board. The electrical connectors are electrically coupled to respective contact pads of the processor. In the present PIMM, the electrical connectors are adapted to be removably attached to a mother board. In so doing, the present PIMM is removably attachable to a mother board.
Inventors
- 👤 David P. Chengson
- 👤 William L. Schmidt
- 👤 Unmesh Agarwala
- 👤 Alan D. Foster
- 👤 Edward C. Priest
- 👤 John C. Manton
- 👤 Ali Mira
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 03:59
CPC Classifications
H; H05; H05K; H05K7/00; H05K7/14; H05K7/1422; G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7839; G06F15/7864; H10; H10W; H10W90/00
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
151 words
A processor and memory module comprising: a substrate having first and second opposing surfaces; said substrate having an electrically conductive path formed therein; a first memory component mounted on said first surface of said substrate, said first memory component coupled to said electrically conductive path; a second memory component mounted on said second surface of said substrate, said second memory component coupled to said electrically conductive path; a processor mounted on said first surface of said substrate, said processor coupled to said electrically conductive path, said processor having a plurality of contact pads disposed thereon; and electrical connectors disposed on said second surface of said substrate, said electrical connectors electrically coupleable to respective said contact pads of said processor, said electrical connectors removably attachable to a mother board such that said substrate, with said first and second memory components and said processor mounted thereto, is removably attachable to said mother board.
Claim 2
Dependent Claim
151 words
A processor and memory module comprising: a substrate having first and second opposing surfaces; said substrate having an electrically conductive path formed therein; a first memory component mounted on said first surface of said substrate, said first memory component coupled to said electrically conductive path; a second memory component mounted on said second surface of said substrate, said second memory component coupled to said electrically conductive path; a processor mounted on said first surface of said substrate, said processor coupled to said electrically conductive path, said processor having a plurality of contact pads disposed thereon; and electrical connectors disposed on said second surface of said substrate, said electrical connectors electrically coupleable to respective said contact pads of said processor, said electrical connectors removably attachable to a mother board such that said substrate, with said first and second memory components and said processor mounted thereto, is removably attachable to said mother board.
Claim 3
Dependent Claim
37 words
The processor and memory module of claim 1 wherein said first memory component mounted on said first surface of said substrate is disposed directly opposite said second memory component mounted on said second surface of said substrate.
Claim 4
Dependent Claim
18 words
The processor and memory module of claim 1 further comprising: a heat sink thermally coupled to said processor.
Claim 5
Dependent Claim
21 words
The processor and memory module of claim 3 wherein said heat sink is also thermally coupled to said first memory component.
Claim 6
Dependent Claim
33 words
The processor and memory module of claim 1 wherein said second memory component is adapted to be thermally coupled to said mother board when said electrical connectors are coupled to said mother board.
Claim 7
Dependent Claim
25 words
The processor and memory module of claim 1 wherein a Ball Grid Array attachment configuration mounts said first and second memory components on said substrate.
Claim 8
Dependent Claim
20 words
The processor and memory module of claim 1 wherein said first and second memory components are comprised of synchronous SRAMs.
Claim 9
Dependent Claim
43 words
The processor and memory module of claim 1 further comprising: four first memory components mounted to said first surface of said substrate; four second memory components mounted to said second surface of said substrate; and a tag memory component mounted to said substrate.
Claim 10
Dependent Claim
19 words
The processor and memory module of claim 1 wherein a low inductance spring contact mounts said processor on substrate.
Claim 11
Dependent Claim
32 words
The processor and memory module of claim 1 further comprising: probe test points and high-frequency test probes disposed on said substrate for testing said processor and said first and second memory components.
Claim 12
Dependent Claim
32 words
The processor and memory module of claim 1 wherein said processor and said first and second memory components operate using said electrically conductive path at a speed of up to 200 MHz.
Claim 13
Dependent Claim
47 words
The processor and memory module of claim 8 wherein two of said first memory components and two of said second memory components are coupled to said electrically conductive path by four respective cache buses such that four of said memory components share a common electrically conductive path.
Claim 14
Dependent Claim
205 words
A processor-inclusive memory module (PIMM) comprising: a printed circuit board having first and second opposing surfaces; said printed circuit board having an address line formed therein; a first SRAM mounted on said first surface of said printed circuit board, said first SRAM coupled to said address line by a first cache bus; a second SRAM mounted on said second surface of said printed circuit board, said second SRAM coupled to said address line by a second cache bus, said second SRAM mounted on said second surface of said printed circuit board directly opposite said first SRAM mounted on said first surface of said printed circuit board; a processor mounted on said first surface of said printed circuit board, said processor coupled to said address line, said processor having a plurality of contact pads disposed thereon; electrical connectors disposed on said second surface of said printed circuit board, said electrical connectors electrically coupleable to respective said contact pads of said processor, said electrical connectors adapted to be removably attached to a mother board such that said printed circuit board, with said first and second SRAMs and said processor mounted thereto, is removably attachable to said mother board; and a heat sink thermally coupled to said processor.
Claim 15
Dependent Claim
205 words
A processor-inclusive memory module (PIMM) comprising: a printed circuit board having first and second opposing surfaces; said printed circuit board having an address line formed therein; a first SRAM mounted on said first surface of said printed circuit board, said first SRAM coupled to said address line by a first cache bus; a second SRAM mounted on said second surface of said printed circuit board, said second SRAM coupled to said address line by a second cache bus, said second SRAM mounted on said second surface of said printed circuit board directly opposite said first SRAM mounted on said first surface of said printed circuit board; a processor mounted on said first surface of said printed circuit board, said processor coupled to said address line, said processor having a plurality of contact pads disposed thereon; electrical connectors disposed on said second surface of said printed circuit board, said electrical connectors electrically coupleable to respective said contact pads of said processor, said electrical connectors adapted to be removably attached to a mother board such that said printed circuit board, with said first and second SRAMs and said processor mounted thereto, is removably attachable to said mother board; and a heat sink thermally coupled to said processor.
Claim 16
Dependent Claim
17 words
The PIMM of claim 13 wherein said heat sink is also thermally coupled to said first SRAM.
Claim 17
Dependent Claim
29 words
The PIMM of claim 13 wherein said second SRAM is adapted to be thermally coupled to said mother board when said electrical connectors are coupled to said mother board.
Claim 18
Dependent Claim
23 words
The PIMM of claim 13 wherein a Ball Grid Array attachment configuration mounts said first and second SRAMs on said printed circuit board.
Claim 19
Dependent Claim
16 words
The PIMM of claim 13 wherein said first and second SRAMs are comprised of synchronous SRAMs.
Claim 20
Dependent Claim
72 words
The PIMM of claim 13 further comprising: four first SRAMs mounted to said first surface of said printed circuit board; four second SRAMs mounted to said second surface of said printed circuit board, said four second SRAMs mounted on said second surface of said printed circuit board directly opposite respective said four first SRAMs mounted on said first surface of said substrate; and a tag SRAM mounted to said printed circuit board.
Claim 21
Dependent Claim
18 words
The PIMM of claim 13 wherein a low inductance spring contact mounts said processor on printed circuit board.
Claim 22
Dependent Claim
30 words
The PIMM of claim 13 further comprising: probe test points and high-frequency test probes disposed on said printed circuit board for testing said processor and said first and second SRAMs.
Claim 23
Dependent Claim
33 words
The PIMM of claim 13 wherein said processor and said first and second SRAMs access said address line using said first and second cache buses at a speed of up to 200 MHz.
Claim 24
Dependent Claim
41 words
The PIMM of claim 18 wherein two of said first SRAMs and two of said second SRAMs are coupled to said address line by four respective cache buses coupled thereto such that four of said SRAMs share a common address line.
References Cited (Backward Citations)
EP0392892A1
Cited
EP0398188A2
Cited
EP0446367A1
Cited
US5317344A
Cited
EP0504411A1
Cited
US5432913A
Cited
DE9015468U1
Cited
US5315482A
Cited
EP0543565A1
Cited
US5400003A
Cited
US5462442A
Cited
US5272664A
Cited
JPH07111379A
Cited
EP0660399A2
Cited
EP0661747A1
Cited
EP0680249A2
Cited
US5400220A
Cited
US5574627A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-19 | 2001-07-21 | 2002-01-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-19 | 2005-07-21 | 2006-01-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-19 | 2009-07-21 | 2010-01-20 | $7700.00 | Window Closed / Lapsed |