US5694556A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system including buffering mechanism for inbound and outbound reads and posted writes
Assignee: International Business Machines Corp
•
Filing: 1995-06-07
•
Granted: 1997-12-02
•
Expires: 2015-06-07
Abstract
Abstract A data processing system includes a host processor, a number of peripheral devices, and one or more bridges which may connect between the host, peripheral devices and other hosts or peripheral devices such as in a network. Each bus to bus bridge connects between a primary bus and a secondary bus wherein for the purpose of clarity, the primary bus will be considered as the source for outbound transactions and the destination for inbound transactions and the secondary bus would be considered the destination for outbound transactions and the source for inbound transactions. Each bus to bus bridge includes an outbound data path, an inbound data path, and a control mechanism. The outbound data path includes a queued buffer for storing transactions in order of receipt from the primary bus where the requests in the queued buffer may be mixed as between read requests and write transactions, the outbound path also includes a number of parallel buffers for storing read reply data and address information. The inbound path is a minor image of the outbound path with read requests and write requests being stored in a sequential buffer and read replies being stored in a number of parallel buffers. Both the inbound path and the outbound path in the bus to bus bridge are controlled by a state machine which takes into consideration activity in both directions and permits or inhibits bypass transactions.
Inventors
- 👤 Dan M. Neal
- 👤 Edward J. Silha
- 👤 Steven M. Thurber
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 03:29
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
191 words
A data processing system, comprising: one or more processors; one or more peripheral devices; a plurality of buses connecting said one or more processors and said one or more peripheral devices through one or more bridges; and one or more bridges for controlling transactions between a first bus and a second bus of said plurality of buses, each said bridge comprising: a first data path for handling transactions from said first bus to said second bus; a second data path for handling transactions from said second bus to said first bus; a controller for controlling gating and sequence of transactions between said first bus and said second bus through said first data path and said second data path; wherein said controller further comprises a state machine for controlling transactions through said first data path and said second data path; wherein said state machine controls gating of transactions in said first and second data paths in accordance with a predetermined logic structure; and wherein said predetermined logic structure further comprises means for controlling read transactions and write transactions to eliminate flushing write buffers prior to read transactions being gated through said controller.
Claim 2
Dependent Claim
191 words
A data processing system, comprising: one or more processors; one or more peripheral devices; a plurality of buses connecting said one or more processors and said one or more peripheral devices through one or more bridges; and one or more bridges for controlling transactions between a first bus and a second bus of said plurality of buses, each said bridge comprising: a first data path for handling transactions from said first bus to said second bus; a second data path for handling transactions from said second bus to said first bus; a controller for controlling gating and sequence of transactions between said first bus and said second bus through said first data path and said second data path; wherein said controller further comprises a state machine for controlling transactions through said first data path and said second data path; wherein said state machine controls gating of transactions in said first and second data paths in accordance with a predetermined logic structure; and wherein said predetermined logic structure further comprises means for controlling read transactions and write transactions to eliminate flushing write buffers prior to read transactions being gated through said controller.
Claim 3
Dependent Claim
103 words
A data processing system according to claim 1, wherein said first data path and said second data path each further comprise: a transaction router circuit connected to an input to said bridge for gating transactions to buffers in said data path; one or more buffers connected to said transaction router circuit for storing read reply transactions; two or more buffers connected to said transaction router circuit for storing read request transactions and write transactions; a transaction selection circuit connected to outputs of said buffers for selecting one or more transactions to be outputted from said data path under the control of said controller.
Claim 4
Dependent Claim
18 words
A data processing system according to claim 1 wherein said first data path is an outbound data path.
Claim 5
Dependent Claim
18 words
A data processing system according to claim 1 wherein said second data path is an inbound data path.
Claim 6
Dependent Claim
41 words
The data processing system, as recited in claim 1, wherein said state machine includes means for allowing predetermined subsequent transaction types to be gated through said data paths ahead of predetermined previous transaction types in accordance with said predetermined logic structure.
Claim 7
Dependent Claim
41 words
The data processing system, as recited in claim 1, wherein said state machine includes means for preventing predetermined subsequent transaction types from being gated through said data paths ahead of predetermined previous transaction types in accordance with said predetermined logic structure.
Claim 8
Independent Claim
182 words
A method for controlling a plurality of transactions from a first bus to a second bus through a bridge, in a data processing system comprising one or more processors, one or more peripheral devices, a plurality of busses connecting the one or more processors and the one or more peripheral devices through one or more bridges, and one or more bridges for controlling transactions between the first bus and the second bus of the plurality of busses, said method comprising the steps of: providing a first data path for handling transactions from the first bus to the second bus; providing a second data path for handling transactions from the second bus to the first bus; providing a controller for controlling gating and sequence of transactions between the first bus and the second bus through the first data path and the second data path; and controlling, by the controller, read transactions and write transactions through the first and second data paths in accordance with a predetermined logic structure to eliminate flushing write buffers prior to read transactions being gated through the data paths.
Claim 9
Independent Claim
182 words
A method for controlling a plurality of transactions from a first bus to a second bus through a bridge, in a data processing system comprising one or more processors, one or more peripheral devices, a plurality of busses connecting the one or more processors and the one or more peripheral devices through one or more bridges, and one or more bridges for controlling transactions between the first bus and the second bus of the plurality of busses, said method comprising the steps of: providing a first data path for handling transactions from the first bus to the second bus; providing a second data path for handling transactions from the second bus to the first bus; providing a controller for controlling gating and sequence of transactions between the first bus and the second bus through the first data path and the second data path; and controlling, by the controller, read transactions and write transactions through the first and second data paths in accordance with a predetermined logic structure to eliminate flushing write buffers prior to read transactions being gated through the data paths.
Claim 10
Dependent Claim
37 words
The method, as recited in claim 7, further including the step of allowing predetermined subsequent transaction types to be gated through said data paths ahead of predetermined previous transaction types in accordance with said predetermined logic structure.
Claim 11
Dependent Claim
37 words
The method, as recited in claim 7, further including the step of preventing predetermined subsequent transaction types from being gated through said data paths ahead of predetermined previous transaction types in accordance with said predetermined logic structure.
Claim 12
Dependent Claim
137 words
A data processing system, comprising: one or more processors; one or more peripheral devices; a plurality of buses connecting said one or more processors and said one or more peripheral devices through one or more bridges; one or more bridges for controlling transactions between a first bus and a second bus of said plurality of buses, each said bridge comprising: a plurality of data paths for handling transactions between said first and second buses; buffer means for storing write transactions and for storing read transactions, with multiple read and write transactions being allowed to reside in said bridge at the same time; and a controller for controlling gating and sequence of said read and write transactions between said first and said second bus through said data paths without first flushing said write transactions from said buffer means.
Claim 13
Dependent Claim
137 words
A data processing system, comprising: one or more processors; one or more peripheral devices; a plurality of buses connecting said one or more processors and said one or more peripheral devices through one or more bridges; one or more bridges for controlling transactions between a first bus and a second bus of said plurality of buses, each said bridge comprising: a plurality of data paths for handling transactions between said first and second buses; buffer means for storing write transactions and for storing read transactions, with multiple read and write transactions being allowed to reside in said bridge at the same time; and a controller for controlling gating and sequence of said read and write transactions between said first and said second bus through said data paths without first flushing said write transactions from said buffer means.
Claim 14
Dependent Claim
84 words
A bus-to-bus bridge, comprising: a plurality of data paths for handling transactions between a first bus and a second bus; buffer means for storing write transactions and for storing read transactions, with multiple read and write transactions being allowed to reside in said bridge at the same time; and a controller for controlling gating and sequence of said read and write transactions between said first bus and said second bus through said data paths without first flushing said write transactions from said buffer means.
Claim 15
Dependent Claim
84 words
A bus-to-bus bridge, comprising: a plurality of data paths for handling transactions between a first bus and a second bus; buffer means for storing write transactions and for storing read transactions, with multiple read and write transactions being allowed to reside in said bridge at the same time; and a controller for controlling gating and sequence of said read and write transactions between said first bus and said second bus through said data paths without first flushing said write transactions from said buffer means.
Claim 16
Independent Claim
109 words
A method for controlling a plurality of transactions between a first bus and a second bus through a bridge, said method comprising the steps of: providing a plurality of data paths in the bridge for handling transactions between said first and second buses; storing write transactions in a plurality of buffers in the bridge; storing read transactions in said plurality of buffers, with multiple read and write transactions being allowed to reside in said bridge at the same time; and controlling gating and sequence of said read and write transactions between said first and second buses through said data paths without first flushing said write transactions from said buffers.
Claim 17
Independent Claim
109 words
A method for controlling a plurality of transactions between a first bus and a second bus through a bridge, said method comprising the steps of: providing a plurality of data paths in the bridge for handling transactions between said first and second buses; storing write transactions in a plurality of buffers in the bridge; storing read transactions in said plurality of buffers, with multiple read and write transactions being allowed to reside in said bridge at the same time; and controlling gating and sequence of said read and write transactions between said first and second buses through said data paths without first flushing said write transactions from said buffers.
References Cited (Backward Citations)
US4009347A
Cited
US4156796A
Cited
US4188665A
Cited
US4371962A
Cited
JPS5692640A
Cited
US4335426A
Cited
US4354229A
Cited
US4363093A
Cited
US4428066A
Cited
US4394733A
Cited
JPS5824935A
Cited
US4597077A
Cited
JPS6089153A
Cited
US4701864A
Cited
JPS6314390A
Cited
US5088065A
Cited
US4891792A
Cited
US5109515A
Cited
US5317726A
Cited
US5021949A
Cited
US4893307A
Cited
US4972368A
Cited
US5333269A
Cited
US5133074A
Cited
US5163048A
Cited
US5283868A
Cited
US5369749A
Cited
US5247620A
Cited
US5218343A
Cited
US5206933A
Cited
US5218680A
Cited
JPH042236A
Cited
US5177739A
Cited
US5359602A
Cited
US5327532A
Cited
JPH04150536A
Cited
JPH04229792A
Cited
US5317568A
Cited
US5297074A
Cited
JPH0548637A
Cited
JPH05160836A
Cited
US5367674A
Cited
US5522050A
Cited
US5455915A
Cited
US5535341A
Cited
US5517650A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-01 | 2001-06-02 | 2001-12-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-01 | 2005-06-02 | 2005-12-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-01 | 2009-06-02 | 2009-12-02 | $7700.00 | Window Closed / Lapsed |