Patent US5694050A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5694050A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiprobing semiconductor test method for testing a plurality of chips simultaneously

Assignee: Tokyo Seimitsu Co Ltd
•
Filing: 1996-03-08
•
Granted: 1997-12-02
•
Expires: 2016-03-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The purpose of the test method is to improve test efficiency in a semiconductor test method utilizing multiprobing. The semiconductor test method involves placing probes into contact with the electrode pads of semiconductor chips on a semiconductor wafer with a test head providing and receiving test signals through the probes thereby checking the electrical properties of the semiconductor chips sequentially. According to the test method, in order to test a plurality of adjacent semiconductor chips simultaneously, as many probes are provided as the number of semiconductor chips to be tested simultaneously, the test head is capable of providing and receiving test signals for the plurality of semiconductor chips simultaneously, and the number of semiconductor chips that are tested simultaneously is determined without being limited to a power of 2.

Inventors

  • 👤 Etsuo Noguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 22:59
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/06705

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 228 words
In semiconductor test equipment, in which probes are placed into contact with the electrode pads of semiconductor chips on a semiconductor wafer and a test head provides and receives test signals through said probes thereby checking the electrical properties of said semiconductor chips sequentially, a multiprobing semiconductor test method comprising the steps of: to test a plurality of adjacent semiconductor chips simultaneously, providing as many probes as the number of semiconductor chips to be tested simultaneously; providing said test head which is capable of providing and receiving test signals for said plurality of semiconductor chips simultaneously; and dividing each column of chips into groups, said column extending along the direction that said semiconductor chips to be tested simultaneously are arranged, each group being for simultaneous testing, when the number of groups in adjacent columns is different, displacing a center position of one of the groups in the adjacent column from a corresponding center position of a group in the other adjacent column such that the groups are not arranged in a straight line in a row direction with a group in an adjacent column, and when the number of groups in adjacent columns is the same, the center position of groups in adjacent columns are arranged adjacently such that the groups are arranged in a straight line in a row direction with a group in an adjacent column.
Claim 2
Dependent Claim 228 words
In semiconductor test equipment, in which probes are placed into contact with the electrode pads of semiconductor chips on a semiconductor wafer and a test head provides and receives test signals through said probes thereby checking the electrical properties of said semiconductor chips sequentially, a multiprobing semiconductor test method comprising the steps of: to test a plurality of adjacent semiconductor chips simultaneously, providing as many probes as the number of semiconductor chips to be tested simultaneously; providing said test head which is capable of providing and receiving test signals for said plurality of semiconductor chips simultaneously; and dividing each column of chips into groups, said column extending along the direction that said semiconductor chips to be tested simultaneously are arranged, each group being for simultaneous testing, when the number of groups in adjacent columns is different, displacing a center position of one of the groups in the adjacent column from a corresponding center position of a group in the other adjacent column such that the groups are not arranged in a straight line in a row direction with a group in an adjacent column, and when the number of groups in adjacent columns is the same, the center position of groups in adjacent columns are arranged adjacently such that the groups are arranged in a straight line in a row direction with a group in an adjacent column.
Claim 3
Dependent Claim 53 words
Multiprobing semiconductor test method according to claim 1, wherein said step of dividing each said column of chips into groups each for simultaneous testing, further comprising the step of determining a difference in the number of semiconductor chips between the groups at both ends of said column to be not greater than 1.
Claim 4
Dependent Claim 269 words
A multiprobing semiconductor test method for semiconductor test equipment, said semiconductor test equipment having probes and a test head, said probes being placed into contact with electrode pads of semiconductor chips on a semiconductor wafer, said test head providing and receiving test signals through said probes, therein checking electrical properties of said semiconductor chips sequentially, said multiprobing semiconductor test method comprising the steps of: determining a basic number of semiconductor chips to be tested simultaneously; determining a number of semiconductor chips formed along each column of the semiconductor wafer; determining a number of groups of semiconductor chips in each column for simultaneously testing by dividing the number of semiconductor chips in each column by the basic number of semiconductor ships to be tested simultaneously; when the number of groups in adjacent columns is the same, a center position of groups in adjacent columns are arranged adjacently; when the number of groups in adjacent columns is different, displacing a center position of one of the groups in the adjacent columns from a corresponding center position of a group in the other adjacent column by half the basic number, wherein groups at ends of a row of columns are not arranged in a straight line in a row direction with a group in the adjacent column; providing as many probes as the basic number of semiconductor chips to be simultaneously tested at a center position of a first group; providing said test head and testing said first group; and sequentially moving to each center position of an adjacent group and testing until all the semiconductor chips on the wafer are tested.
Claim 5
Dependent Claim 269 words
A multiprobing semiconductor test method for semiconductor test equipment, said semiconductor test equipment having probes and a test head, said probes being placed into contact with electrode pads of semiconductor chips on a semiconductor wafer, said test head providing and receiving test signals through said probes, therein checking electrical properties of said semiconductor chips sequentially, said multiprobing semiconductor test method comprising the steps of: determining a basic number of semiconductor chips to be tested simultaneously; determining a number of semiconductor chips formed along each column of the semiconductor wafer; determining a number of groups of semiconductor chips in each column for simultaneously testing by dividing the number of semiconductor chips in each column by the basic number of semiconductor ships to be tested simultaneously; when the number of groups in adjacent columns is the same, a center position of groups in adjacent columns are arranged adjacently; when the number of groups in adjacent columns is different, displacing a center position of one of the groups in the adjacent columns from a corresponding center position of a group in the other adjacent column by half the basic number, wherein groups at ends of a row of columns are not arranged in a straight line in a row direction with a group in the adjacent column; providing as many probes as the basic number of semiconductor chips to be simultaneously tested at a center position of a first group; providing said test head and testing said first group; and sequentially moving to each center position of an adjacent group and testing until all the semiconductor chips on the wafer are tested.
Claim 6
Dependent Claim 46 words
A multiprobing semiconductor test method according to claim 3, wherein said step of displacing a center position, further comprising the step of determining a difference in the number of semiconductor chips between the groups at both ends of said column to be not greater than 1.

References Cited (Backward Citations)

US3781683A Cited
US4899107A Cited
US4967146A Cited
US5070297A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-12-01 2001-06-02 2001-12-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-12-01 2005-06-02 2005-12-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-12-01 2009-06-02 2009-12-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag