US5686322A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for doping two levels of a double poly bipolar transistor after formation of second poly layer
Assignee: Intersil Corp
•
Filing: 1997-01-03
•
Granted: 1997-11-11
•
Expires: 2017-01-03
Abstract
Abstract A reduced mask set, implant complexity process for manufacturing a (high frequency application) complementary bipolar transistor structure uses the fast lateral diffusion characteristic of a layer of material, that is at least an order of magnitude higher for emitter dopants than in single crystal semiconductor material. Separate base and emitter poly layers are formed undoped. Then, the emitter poly of one device and the edges of the base poly of the other device are exposed through a dopant mask and simultaneously doped. The emitter dopant goes directly into the surface of the emitter poly where it lies over and is in contact with the base. The base contact dopant goes into the edges of the base poly, including the layer of material having the high diffusion coefficient, rapidly diffuses laterally throughout that layer, and then diffuses down into the collector material (e.g. island) surface, to form the extrinsic base. A second mask is patterned to expose the emitter of the second device and the edges of the base poly of the first device. Each device is then doped with the second type impurity through the second mask. The use of the high diffusion coefficient layer in the base contact enables the base dopant to spread laterally from the edge contact to the region where the base poly is in contact with the collector, with the same diffusion cycle that is used for the emitter.
Inventors
- 👤 James D. Beasom
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 00:10
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/67; H10D84/673; H10D84/01; H10D84/0112; H10D84/0119; H10D84/02; H10D84/03; H10D84/038; H10D84/645
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
323 words
A method of manufacturing a semiconductor device comprising the steps of: (a) providing a first layer of semiconductor material having first and second portions of opposite conductivity types; (b) selectively forming a second layer on said first and second portions of said first layer, so as to leave a first surface area region of said first portion of said first layer exposed by a first aperture through said second layer, and so as to leave a second surface area region of said second portion of said first layer exposed by a second aperture through said second layer, said second layer containing material having a diffusion coefficient for impurities greater than that of said first layer; (c) forming a third layer of semiconductor material in said first aperture and upon said first surface area region of first portion of said first layer, and a fourth layer of semiconductor material in said second aperture and upon said second surface area region of second portion of said first layer; (d) introducing impurities of second conductivity type into said third layer and into a first portion of said second layer, and introducing impurities of first conductivity type into said fourth layer and into a second portion of said second layer; and (e) annealing the structure resulting from step (d), so as to cause impurities of said second conductivity type that have been introduced into said third layer and impurities of said first conductivity type that have been introduced into said fourth layer to diffuse vertically therethrough to said first and second area regions, respectively, of said first layer, and to cause impurities of said first conductivity type that have been introduced into said second portion of said second layer and impurities of said second conductivity type that have been introduced into said first portion of said second semiconductor layer to diffuse laterally therethroughout and vertically therethrough to said first and second portions, respectively, of said first layer.
Claim 2
Independent Claim
323 words
A method of manufacturing a semiconductor device comprising the steps of: (a) providing a first layer of semiconductor material having first and second portions of opposite conductivity types; (b) selectively forming a second layer on said first and second portions of said first layer, so as to leave a first surface area region of said first portion of said first layer exposed by a first aperture through said second layer, and so as to leave a second surface area region of said second portion of said first layer exposed by a second aperture through said second layer, said second layer containing material having a diffusion coefficient for impurities greater than that of said first layer; (c) forming a third layer of semiconductor material in said first aperture and upon said first surface area region of first portion of said first layer, and a fourth layer of semiconductor material in said second aperture and upon said second surface area region of second portion of said first layer; (d) introducing impurities of second conductivity type into said third layer and into a first portion of said second layer, and introducing impurities of first conductivity type into said fourth layer and into a second portion of said second layer; and (e) annealing the structure resulting from step (d), so as to cause impurities of said second conductivity type that have been introduced into said third layer and impurities of said first conductivity type that have been introduced into said fourth layer to diffuse vertically therethrough to said first and second area regions, respectively, of said first layer, and to cause impurities of said first conductivity type that have been introduced into said second portion of said second layer and impurities of said second conductivity type that have been introduced into said first portion of said second semiconductor layer to diffuse laterally therethroughout and vertically therethrough to said first and second portions, respectively, of said first layer.
Claim 3
Dependent Claim
13 words
A method according to claim 1, wherein said second layer includes silicide material.
Claim 4
Dependent Claim
13 words
A method according to claim 2, wherein said silicide material comprises tungsten silicide.
Claim 5
Dependent Claim
55 words
A method according to claim 1, wherein said first surface area region of said first layer exposed by said first aperture through said second layer has said first conductivity type, and wherein said second surface area region of said first layer exposed by said second aperture through said second layer has said second conductivity type.
Claim 6
Dependent Claim
107 words
A method according to claim 1, wherein said second layer comprises an undoped first polycrystalline semiconductor layer portion that is formed directly upon said surface of said first layer, and an undoped second layer portion that is formed on said first polycrystalline semiconductor layer portion and has said diffusion coefficient, and wherein step (e) comprises annealing the structure resulting from step (d), so as to cause impurities of said first and second conductivity types that have been introduced into said second layer to diffuse laterally throughout said second layer portion and vertically therethrough and into and through said first polycrystalline semiconductor layer portion to said first layer.
Claim 7
Dependent Claim
72 words
A method according to claim 1, wherein said second layer comprises an undoped first layer portion that is formed directly upon said surface of said first layer and has said diffusion coefficient, and wherein step (e) comprises annealing the structure resulting from step (d), so as to cause impurities that have been introduced into said second layer to diffuse laterally throughout said first layer portion and vertically therethrough to said first layer.
Claim 8
Dependent Claim
33 words
A method according to claim 6, wherein said first and second surface area regions of said first layer exposed by apertures through said second layer have said first and second conductivity types, respectively.
Claim 9
Dependent Claim
27 words
A method according to claim 1, wherein said diffusion coefficient for said second layer is at least several orders of magnitude greater than for said first layer.
Claim 10
Dependent Claim
16 words
A method according to claim 1, wherein said third and fourth layers comprise polycrystalline semiconductor material.
Claim 11
Independent Claim
471 words
A method of manufacturing a complementary bipolar transistor integrated circuit architecture comprising the steps of: (a) providing a semiconductor substrate having a first collector region of a first conductivity type formed in a first portion thereof and a second collector region of a second conductivity type formed in a second portion thereof; (b) selectively forming a first layer on said first and second portions of said semiconductor substrate, so as to leave a first surface area region of said first portion of said semiconductor substrate exposed by a first aperture through said first layer, and so as to leave a second surface area region of said second portion of said semiconductor substrate exposed by a second aperture through said first layer, said first layer containing material having a diffusion coefficient for impurities that is at least an order of magnitude greater than that of said semiconductor substrate; (c) forming a first base region of said second conductivity type in said first surface area region of said first collector region of said first portion of said semiconductor substrate, and a second base region of first conductivity type in said second surface area region of said second collector region of said second portion of said semiconductor substrate; (d) forming semiconductor material in said first aperture and upon said first surface area region of first portion of said semiconductor substrate, and in said second aperture and upon said second surface area region of second portion of said semiconductor substrate; (e) introducing impurities of said first conductivity type into the semiconductor material in said first aperture, so as to form a first emitter layer of said first conductivity type, and into a first portion of said first layer, and introducing impurities of said second conductivity type into the semiconductor material in said second aperture and into a second portion of said first layer; and (f) annealing the structure resulting from step (e), so as to cause impurities of said first conductivity type that have been introduced into semiconductor material in said first aperture to diffuse vertically therethrough and form a first emitter region of said first conductivity type in contact with said first base region of said second conductivity type, and so as to cause impurities of said second conductivity type that have been introduced into semiconductor material in said second aperture to diffuse vertically therethrough to said second base region of said first conductivity type, and to cause impurities of said first conductivity type that have been introduced into said first portion of said first layer and impurities of said second conductivity type that have been introduced into said second portion of said first layer to diffuse laterally therethroughout and vertically therethrough to said second and first portions, respectively, of said semiconductor substrate, so as to intersect said second and first base regions, respectively.
Claim 12
Independent Claim
471 words
A method of manufacturing a complementary bipolar transistor integrated circuit architecture comprising the steps of: (a) providing a semiconductor substrate having a first collector region of a first conductivity type formed in a first portion thereof and a second collector region of a second conductivity type formed in a second portion thereof; (b) selectively forming a first layer on said first and second portions of said semiconductor substrate, so as to leave a first surface area region of said first portion of said semiconductor substrate exposed by a first aperture through said first layer, and so as to leave a second surface area region of said second portion of said semiconductor substrate exposed by a second aperture through said first layer, said first layer containing material having a diffusion coefficient for impurities that is at least an order of magnitude greater than that of said semiconductor substrate; (c) forming a first base region of said second conductivity type in said first surface area region of said first collector region of said first portion of said semiconductor substrate, and a second base region of first conductivity type in said second surface area region of said second collector region of said second portion of said semiconductor substrate; (d) forming semiconductor material in said first aperture and upon said first surface area region of first portion of said semiconductor substrate, and in said second aperture and upon said second surface area region of second portion of said semiconductor substrate; (e) introducing impurities of said first conductivity type into the semiconductor material in said first aperture, so as to form a first emitter layer of said first conductivity type, and into a first portion of said first layer, and introducing impurities of said second conductivity type into the semiconductor material in said second aperture and into a second portion of said first layer; and (f) annealing the structure resulting from step (e), so as to cause impurities of said first conductivity type that have been introduced into semiconductor material in said first aperture to diffuse vertically therethrough and form a first emitter region of said first conductivity type in contact with said first base region of said second conductivity type, and so as to cause impurities of said second conductivity type that have been introduced into semiconductor material in said second aperture to diffuse vertically therethrough to said second base region of said first conductivity type, and to cause impurities of said first conductivity type that have been introduced into said first portion of said first layer and impurities of said second conductivity type that have been introduced into said second portion of said first layer to diffuse laterally therethroughout and vertically therethrough to said second and first portions, respectively, of said semiconductor substrate, so as to intersect said second and first base regions, respectively.
Claim 13
Dependent Claim
16 words
A method according to claim 10, wherein said material of said first layer comprises silicide material.
Claim 14
Dependent Claim
13 words
A method according to claim 11, wherein said silicide material comprises tungsten silicide.
Claim 15
Dependent Claim
124 words
A method according to claim 10, wherein said first layer comprises a first polycrystalline semiconductor layer portion that is formed directly upon said surface of said semiconductor substrate, and a second layer portion that is formed on said first polycrystalline semiconductor layer portion and has said diffusion coefficient, and wherein step (e) comprises introducing said impurities of said first and second conductivity types into said first layer, and wherein step (f) comprises annealing the structure resulting from step (e), so as to cause impurities of said first and second conductivity types that have been introduced into said first layer to diffuse laterally throughout said second layer portion and vertically therethrough and into and through said first polycrystalline semiconductor layer portion to said semiconductor substrate.
Claim 16
Dependent Claim
81 words
A method according to claim 10, wherein said second layer comprises a layer that is formed directly upon said surface of said first layer and has said diffusion coefficient, and wherein step (d) comprises introducing impurities of said first and second conductivity types into said layer, and wherein step (e) comprises annealing the structure resulting from step (d), so as to cause impurities that have been introduced into said layer to diffuse laterally therethroughout and vertically therethrough to said first layer.
Claim 17
Dependent Claim
20 words
A method according to claim 10, wherein the semiconductor material in said first and second apertures comprises polycrystalline semiconductor material.
Claim 18
Dependent Claim
124 words
A method according to claim 10, wherein said first layer comprises a first layer portion that is formed directly upon said surface of said semiconductor substrate and has said diffusion coefficient, and a second polycrystalline semiconductor layer portion that is formed on said first layer portion, and wherein step (e) includes introducing said impurities of said first and second conductivity types into said first and second portins of said first layer portion through said second polycrystalline semiconductor layer portion, and wherein step (f) comprises annealing the structure resulting from step (e), so as to cause impurities of said first and second conductivity types that have been introduced into said first layer portion to diffuse laterally therethroughout and vertically therethrough and into said semiconductor substrate.
Claim 19
Dependent Claim
44 words
A method according to claim 10, wherein step (e) includes the step of causing diffusion of said impurities of said first conductivity type through emitter semiconductor material in said first aperture, and into said first portion of said first layer or said base region.
Claim 20
Dependent Claim
20 words
A method according to claim 10, wherein said semiconductor material in said first and second apertures comprises amorphous semiconductor material.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-11-10 | 2001-05-12 | 2001-11-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-11-10 | 2005-05-12 | 2005-11-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-11-10 | 2009-05-12 | 2009-11-11 | $7700.00 | Window Closed / Lapsed |