Patent US5682328A successfully refreshed from Google Patents.
US5682328A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Centralized computer event data logging system
Assignee: Verizon Corporate Services Group Inc
•
Filing: 1996-09-11
•
Granted: 1997-10-28
•
Expires: 2016-09-11
Abstract
Abstract Event logging using a single board computer control card configurable onto a backplane containing target processor(s) being monitored. A high resolution clock on the control card time stamps events. Memory on the control card provides a central buffer to store event data, and stores a control program effecting functionality of the card A network interface a facilitates communication with host computer(s) for post processing of event data and to control, communicate with and access the control card. A control program effects event data collection and organization/storage of events in control card memory. The control program coordinates retrieval of events from an event interface area of memory on slave target processors prior to processing by the control card. The control program coordinates offloading of event data from the control card to host computer(s) for post processing by known software visualization tools. Target software is instrumented with calls to a macro which in turn calls the logging function to effect recording of events. The event records are temporarily stored in an event interface portion of memory on the control card or in a buffer on the target processor(s).
Inventors
- 👤 Frederick J. Roeber
- 👤 Robert E. Hathaway
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 12:22
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/30; G06F11/3003; G06F11/3024; G06F11/34; G06F11/3466; G06F11/3476; G06F11/3065; G06F2201/00; G06F2201/835; G06F2201/86; G06F2201/865
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
232 words
An apparatus monitoring events relating to timing inter-relationships in a target program running on at least one target processor on a common bus, comprising: a control card installed on said common bus via a bus interface, said control card including, a control processor to run a control program, a time stamp clock accessible to said control processor and accessible over said common bus to provide a time stamp for said events, a network interface accessible to said control processor to effect communication between said control processor and a host computer running a software visualization tool for processing said event information, and control card memory comprising a first memory portion storing said control program therein to effect functionality of said control card, said control card memory comprising a second memory portion for storing event information received directly from said target processors and a third memory portion for storing event information for transfer to said host computer, an event collection mechanism on said at least one target processor, said event collection mechanism collecting event information relating to said target program and operating in at least one of two modes including a first mode wherein said event information is stored in a control card memory buffer of said second memory portion on said control card, and a second mode wherein said event information is stored in a target processor memory buffer on said target processor.
Claim 2
Independent Claim
232 words
An apparatus monitoring events relating to timing inter-relationships in a target program running on at least one target processor on a common bus, comprising: a control card installed on said common bus via a bus interface, said control card including, a control processor to run a control program, a time stamp clock accessible to said control processor and accessible over said common bus to provide a time stamp for said events, a network interface accessible to said control processor to effect communication between said control processor and a host computer running a software visualization tool for processing said event information, and control card memory comprising a first memory portion storing said control program therein to effect functionality of said control card, said control card memory comprising a second memory portion for storing event information received directly from said target processors and a third memory portion for storing event information for transfer to said host computer, an event collection mechanism on said at least one target processor, said event collection mechanism collecting event information relating to said target program and operating in at least one of two modes including a first mode wherein said event information is stored in a control card memory buffer of said second memory portion on said control card, and a second mode wherein said event information is stored in a target processor memory buffer on said target processor.
Claim 3
Dependent Claim
22 words
The apparatus of claim 1 wherein said target program is instrumented with calls to a macro that invokes an event logging request.
Claim 4
Dependent Claim
18 words
The apparatus of claim 2 wherein said macro is selectively compiled to determine whether event monitoring is enabled.
Claim 5
Dependent Claim
28 words
The apparatus of claim 1 wherein said event information relating to said target program comprises an event id, an event class and at least one event specific parameter.
Claim 6
Dependent Claim
37 words
The apparatus of claim 1 wherein said target program is instrumented with calls to a macro which in turn calls a logging function to effect recording of events as the target program runs on said target processor.
Claim 7
Dependent Claim
54 words
The apparatus of claim 5 wherein said event collection mechanism is a function called by a macro resident for execution on said target processor and receives parameter inputs from said macro including an event id, an event class value, and event specific data values which are stored as an event record for further processing.
Claim 8
Dependent Claim
79 words
The apparatus of claim 6 wherein said logging function operates in said first mode and temporarily stores said event record in said control card memory buffer on said control card if said target processor has bus master capabilities for controlling said common bus or in said second mode and temporarily stores said event record in said target processor memory buffer on said target processor if said target processor does not have bus master capabilities for controlling said common bus.
Claim 9
Dependent Claim
52 words
The apparatus of claim 7 wherein in said first mode said target processor time stamps events by directly reading said time stamp clock on said control card and attaches a time stamp prior to transferring event information over said common bus for storing said event information in said control card memory buffer.
Claim 10
Dependent Claim
29 words
The apparatus of claim 7 wherein in said second mode said event information is stored in said target processor memory buffer on said target processor without a time stamp.
Claim 11
Dependent Claim
24 words
The apparatus of claim 9 wherein said control card is notified by said target processor by an interrupt indicating that event information is available.
Claim 12
Dependent Claim
47 words
The apparatus of claim 10 wherein said control card executes an event interrupt handler upon receipt of said interrupt, and said interrupt handler determines a source of said interrupt, and records an event notification item including an event index, a target identification value and a time stamp.
Claim 13
Dependent Claim
29 words
The apparatus of claim 9 wherein said control card periodically accesses said target processor memory buffer to collect available event information if any events have been indicated via interrupt.
Claim 14
Dependent Claim
26 words
The apparatus of claim 12 wherein said control card periodically accesses said target processor memory buffer to collect available event information at approximately 0.5 millisecond intervals.
Claim 15
Dependent Claim
29 words
The apparatus of claim 9 wherein target processors that can not generate interrupts are checked by said control card periodically to determine if they have any event information available.
Claim 16
Dependent Claim
50 words
The apparatus of claim 9 wherein said control card effects transfer of available event information from said target processor memory buffer on said target processor, attaches a time stamp according to said time stamp clock, and stores any retrieved event information to said second memory portion on said control card.
Claim 17
Dependent Claim
31 words
The apparatus of claim 1 wherein said control card effects transfer of event information to said host computer, via said network interface for analysis and display by said software visualization tool.
Claim 18
Independent Claim
247 words
A method for monitoring events relating to timing inter-relationships in a target program running on at least one target processor on a common bus, said method comprising the steps of: installing a control card on said common bus, said control card including a control processor to run a control program, a time stamp clock accessible to said control processor to provide a time stamp for said events, a network interface accessible to said control processor, and control card memory comprising a first memory portion storing said control program therein to effect functionality of said control card, said control card memory comprising a second memory portion for storing event information received directly from said target processors and a third memory portion for storing event information for transfer; instrumenting said target program with calls to an event collection mechanism to effect event logging requests; collecting event information using said event collection mechanism on said at least one target processor, said event collection mechanism collecting event information relating to said target program in one of a first mode and a second mode; storing said event information in said first mode in a control card memory buffer of said second memory portion on said control card and in a second mode storing said event information in a target processor memory buffer on said target processor; and transferring said event information to a host over said network interface for processing said event information using a software visualization tool running on said host.
Claim 19
Independent Claim
247 words
A method for monitoring events relating to timing inter-relationships in a target program running on at least one target processor on a common bus, said method comprising the steps of: installing a control card on said common bus, said control card including a control processor to run a control program, a time stamp clock accessible to said control processor to provide a time stamp for said events, a network interface accessible to said control processor, and control card memory comprising a first memory portion storing said control program therein to effect functionality of said control card, said control card memory comprising a second memory portion for storing event information received directly from said target processors and a third memory portion for storing event information for transfer; instrumenting said target program with calls to an event collection mechanism to effect event logging requests; collecting event information using said event collection mechanism on said at least one target processor, said event collection mechanism collecting event information relating to said target program in one of a first mode and a second mode; storing said event information in said first mode in a control card memory buffer of said second memory portion on said control card and in a second mode storing said event information in a target processor memory buffer on said target processor; and transferring said event information to a host over said network interface for processing said event information using a software visualization tool running on said host.
Claim 20
Dependent Claim
59 words
The method of claim 17 wherein said step of instrumenting said target program with calls to said event collection mechanism to effect event logging requests involves instrumenting said target program with calls to a macro which in turn calls a logging function to effect recording of events as the target program runs on said at least one target processor.
Claim 21
Dependent Claim
66 words
The method of claim 17 wherein in said step of collecting event information, in said first mode said at least one target processor time stamps events by directly reading said time stamp clock on said control card and attaches a time stamp prior to transferring event information over said common bus and storing said event information in said second memory portion of said control card memory.
Claim 22
Dependent Claim
39 words
The method of claim 17 wherein in said step of collecting event information, in said second mode said event information is stored in said target processor memory buffer on said at least one target processor without a time stamp.
Claim 23
Dependent Claim
38 words
The method of claim 20 wherein in said step of collecting event information, in said second mode said control card is notified by said at least one target processor by an interrupt indicating that event information is available.
Claim 24
Dependent Claim
54 words
The method of claim 21 wherein in said step of collecting event information, said control card executes an event interrupt handler upon receipt of said interrupt, and said interrupt handler determines a source of said interrupt, and records an event notification item including an event index, a target identification value and a time stamp.
Claim 25
Dependent Claim
40 words
The method of claim 22 wherein in said step of collecting event information in said second mode said control card periodically accesses said target processor memory buffer to collect available event information if any events have been indicated via interrupt.
Claim 26
Dependent Claim
55 words
The method of claim 17 wherein in said step of collecting event information, in said second mode any target processor of said at least one target processor that can not generate interrupts are checked by said control card periodically to determine if they have any event information available to be collected by said control card.
References Cited (Backward Citations)
US31407A
Cited
US4166290A
Cited
US4937862A
Cited
US5204864A
Cited
US5440722A
Cited
US5450586A
Cited
US5337413A
Cited
US5365514A
Cited
US5500855A
Cited
US5526283A
Cited
US5602729A
Cited
US5581482A
Cited
US5568471A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-10-27 | 2001-04-28 | 2001-10-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-10-27 | 2005-04-28 | 2005-10-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-10-27 | 2009-04-28 | 2009-10-28 | $7700.00 | Window Closed / Lapsed |