US5664167A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microprogrammed timer processor having a variable loop resolution architecture
Assignee: Delphi Technologies Inc
•
Filing: 1995-03-27
•
Granted: 1997-09-02
•
Expires: 2015-03-27
Abstract
Abstract A programmable apparatus and method are provided for processing multiple routines so as to realize different timing resolutions. The apparatus includes a programmable timer device equipped with instruction memory for storing programmed instructions and programmable memory for storing a plurality of program counter entries, each dedicated to a corresponding routine. A plurality of program loops are provided, each of which includes a selected number of program counter entries. One entry from each of the program loops is sequentially selected and a corresponding instruction is executed. The number of entries dedicated to each program loop, or subloop, is selected so that different routines may realize different timing resolutions. Furthermore, program subloop entries could be repeated one or more times within a given loop to further improve (make finer) the timing resolution.
Inventors
- 👤 James Kyle Pickett
- 👤 David Wayne Stringfellow
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 03:21
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F9/4825
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
164 words
An apparatus operable for executing program instructions to perform a plurality of routines with different timing resolutions, said apparatus comprising: means for providing a timing signal; instruction memory for storing programmed instructions; a processor for executing the programmed instructions, each of the instructions being executable in an instruction execution time as a function of the timing signal; programmable memory for storing a plurality of program counter entries, each of said program counter entries being dedicated to a corresponding routine; a plurality of program loops defining groupings of routines, each of said program loops including a selected number of said program counter entries; time multiplexing means including function pointers for sequentially selecting one entry from each of the program loops as a function of the timing signal, each of said function pointers selecting program counter entries from the plurality of program loops; and programming means for selecting the number of entries dedicated to each program loop so that different routines may have different timing resolutions.
Claim 2
Independent Claim
164 words
An apparatus operable for executing program instructions to perform a plurality of routines with different timing resolutions, said apparatus comprising: means for providing a timing signal; instruction memory for storing programmed instructions; a processor for executing the programmed instructions, each of the instructions being executable in an instruction execution time as a function of the timing signal; programmable memory for storing a plurality of program counter entries, each of said program counter entries being dedicated to a corresponding routine; a plurality of program loops defining groupings of routines, each of said program loops including a selected number of said program counter entries; time multiplexing means including function pointers for sequentially selecting one entry from each of the program loops as a function of the timing signal, each of said function pointers selecting program counter entries from the plurality of program loops; and programming means for selecting the number of entries dedicated to each program loop so that different routines may have different timing resolutions.
Claim 3
Dependent Claim
15 words
The apparatus as defined in claim 1 wherein said apparatus is a programmable timer device.
Claim 4
Dependent Claim
32 words
The apparatus as defined in claim 1 further comprising a plurality of loop registers containing the function pointers for accessing selected portions of the programmable memory which store the program counter entries.
Claim 5
Dependent Claim
24 words
The apparatus as defined in claim 1 wherein one of said program counter entries is repeated within a program loop to improve timing resolution.
Claim 6
Dependent Claim
134 words
A programmable timer apparatus with a variable loop architecture and operable for executing program instructions to perform a plurality of routines with different timing resolutions, said timer apparatus comprising: means for providing a timing signal; instruction memory for storing programmed instructions; programmable memory having a fixed number of memory locations for storing a plurality of program counter entries, each of said program counter entries being dedicated to a corresponding routine; a plurality of loop registers for accessing selected memory locations containing the program counter entries; time multiplexing means including function pointers for sequentially selecting one entry from each of the loop registers as a function of the timing signal; and programming means for selecting the number of entries dedicated to each of the loop registers so that different routines may have different timing resolutions.
Claim 7
Dependent Claim
134 words
A programmable timer apparatus with a variable loop architecture and operable for executing program instructions to perform a plurality of routines with different timing resolutions, said timer apparatus comprising: means for providing a timing signal; instruction memory for storing programmed instructions; programmable memory having a fixed number of memory locations for storing a plurality of program counter entries, each of said program counter entries being dedicated to a corresponding routine; a plurality of loop registers for accessing selected memory locations containing the program counter entries; time multiplexing means including function pointers for sequentially selecting one entry from each of the loop registers as a function of the timing signal; and programming means for selecting the number of entries dedicated to each of the loop registers so that different routines may have different timing resolutions.
Claim 8
Dependent Claim
24 words
The apparatus as defined in claim 5 wherein one of said program counter entries is repeated within a program loop to improve timing resolution.
Claim 9
Independent Claim
126 words
A method for executing program instructions so as to perform a plurality of routines with different timing resolutions, said method comprising the steps of: receiving a timing signal; providing programmed instructions in memory; storing a plurality of program counter entries in a programmable memory, each of said program counter entries being dedicated to a corresponding routine; grouping said program counter entries into a plurality of program loops, each loop including a selected number of said program counter entries; sequentially selecting one entry from each of the program loops as a function of the timing signal; programming the number of entries dedicated to each program loop so that different routines may have different timing resolutions; and executing the programmed instructions as a function of the timing signal.
Claim 10
Independent Claim
126 words
A method for executing program instructions so as to perform a plurality of routines with different timing resolutions, said method comprising the steps of: receiving a timing signal; providing programmed instructions in memory; storing a plurality of program counter entries in a programmable memory, each of said program counter entries being dedicated to a corresponding routine; grouping said program counter entries into a plurality of program loops, each loop including a selected number of said program counter entries; sequentially selecting one entry from each of the program loops as a function of the timing signal; programming the number of entries dedicated to each program loop so that different routines may have different timing resolutions; and executing the programmed instructions as a function of the timing signal.
Claim 11
Dependent Claim
29 words
The method as defined in claim 7 further comprising the step of repeating one of said program counter entries within a program loop so as to improve timing resolution.
Claim 12
Dependent Claim
29 words
The method as defined in claim 7 wherein the step of sequentially selecting one entry comprises accessing selected portions of the programmable memory with a plurality of loop registers.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-01 | 2001-03-03 | 2001-09-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-01 | 2005-03-03 | 2005-09-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-01 | 2009-03-03 | 2009-09-02 | $7700.00 | Window Closed / Lapsed |