Patent US5661065A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5661065A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating semiconductor memory device having a capacitor

Assignee: NEC Electronics Corp
•
Filing: 1996-05-17
•
Granted: 1997-08-26
•
Expires: 2016-05-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A gate electrode and a digit line that work as a word line are formed. A second inter-layer insulation film is formed on the digit line. Thereafter, a second contact hole is formed. A polycrystal silicon film and an insulation film are successively formed. These films are patterned in predetermined shapes, and a polycrystal silicon film is formed and then anisotropically etched out by the RIE method. Just after that, the resultant structure is isotropically dry-etched so as to remove a sharp portion of the edge portion of the side wall portion, and then the insulation film is wet-etched with hydrofluoric acid. Thus, the insulation film is completely removed. As a result, a storage electrode of a cylinder-shaped stacked type capacitor is formed.

Inventors

  • 👤 Hiroki Koga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 07:28
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/30; H10B12/31; H10B12/318

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 200 words
A method for fabricating a semiconductor memory device having a storage electrode of a DRAM having memory cells each of which is composed of one transistor and one stacked capacitor, comprising the steps of: (a) forming an N channel MOS transistor on the front surface of a P type silicon substrate; (b) forming a first insulation film that has an opening portion that extends to a position on the front surface of the silicon substrate; (c) forming a first conductive film that contacts the inside of the opening portion and the front surface of the first insulation film; (d) forming a second insulation film at a position of the first conductive film; (e) forming a second conductive film that covers the second insulation film; (f) anisotropically dry-etching and removing the second conductive film disposed at least on the upper front surface of the second insulation film so as to expose the upper front surface of the second insulation film; (g) isotropically dry-etching the second conductive film disposed on the side surface of the second insulation film so as to prevent the edge portion of the second conductive film from being sharply formed; and (h) etching out the second insulation film.
Claim 2
Independent Claim 200 words
A method for fabricating a semiconductor memory device having a storage electrode of a DRAM having memory cells each of which is composed of one transistor and one stacked capacitor, comprising the steps of: (a) forming an N channel MOS transistor on the front surface of a P type silicon substrate; (b) forming a first insulation film that has an opening portion that extends to a position on the front surface of the silicon substrate; (c) forming a first conductive film that contacts the inside of the opening portion and the front surface of the first insulation film; (d) forming a second insulation film at a position of the first conductive film; (e) forming a second conductive film that covers the second insulation film; (f) anisotropically dry-etching and removing the second conductive film disposed at least on the upper front surface of the second insulation film so as to expose the upper front surface of the second insulation film; (g) isotropically dry-etching the second conductive film disposed on the side surface of the second insulation film so as to prevent the edge portion of the second conductive film from being sharply formed; and (h) etching out the second insulation film.
Claim 3
Dependent Claim 29 words
The method as set forth in claim 1, wherein said step (g) is performed by using a mixture of sulfur hexafluoride (SF 6 ) gas and helium (He) gas.

References Cited (Backward Citations)

US5164337A Cited
US5386382A Cited
JPH06151749A Cited
US5536671A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-08-25 2001-02-24 2001-08-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-08-25 2005-02-24 2005-08-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-08-25 2009-02-24 2009-08-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag