Patent US2617475A successfully refreshed from Google Patents.
Patent US5648666A successfully refreshed from Google Patents.
US5648666A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Double-epitaxy heterojunction bipolar transistors for high speed performance
Assignee: Northrop Grumman Space and Mission Systems Corp
•
Filing: 1994-04-13
•
Granted: 1997-07-15
•
Expires: 2014-04-13
Abstract
Abstract This invention discloses a heterojunction bipolar transistor (HBT) which includes a relatively thin intrinsic collector region and a relatively thick extrinsic collector region such that collector-base capacitance is reduced and electron transit time is maintained. The fabrication of the HBT includes loading a semi-insulating substrate into an molecular beam epitaxy machine, and growing a sub-collector contact layer, a bottom collector layer and a top collector layer on the substrate. Next, the substrate is removed from the molecular beam epitaxy machine and the top collector layer is etched by a photolithographic process to produce separate intrinsic and extrinsic collector regions. Then, the substrate is again loaded into the molecular beam epitaxy machine so that the base and emitter layers can be grown. And finally, the emitter layer is etched to form an emitter mesa only over the intrinsic semiconductor region.
Inventors
- 👤 Liem Thanh Tran
- 👤 Dwight Christopher Streit
- 👤 Aaron Kenji Oki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 04:13
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D10/00; H10D10/01; H10D10/021; H10D10/80; H10D10/821; H10P; H10P14/00; H10P14/20; H10P14/29; H10P14/2901; H10P14/2907; H10P14/2911; H10P14/32; H10P14/3202; H10P14/3214; H10P14/3221; H10P14/34; H10P14/3402; H10P14/3414; H10P14/3421; H10D62/00; H10D62/80; H10D62/85; H10D62/852
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
108 words
A bipolar transistor comprising: a substrate; a collector layer including at least a first collector layer and a second collector layer in contact with each other, said first collector layer forming an intrinsic collector region and the combination of said first collector layer and said second collector layer forming an extrinsic collector region, wherein the intrinsic collector region is defined by a removed portion of the second collector layer such that the extrinsic collector region has a greater thickness than the intrinsic collector region; a base layer formed over the intrinsic collector region and the extrinsic collector region; and an emitter layer formed over the intrinsic collector region.
Claim 2
Dependent Claim
108 words
A bipolar transistor comprising: a substrate; a collector layer including at least a first collector layer and a second collector layer in contact with each other, said first collector layer forming an intrinsic collector region and the combination of said first collector layer and said second collector layer forming an extrinsic collector region, wherein the intrinsic collector region is defined by a removed portion of the second collector layer such that the extrinsic collector region has a greater thickness than the intrinsic collector region; a base layer formed over the intrinsic collector region and the extrinsic collector region; and an emitter layer formed over the intrinsic collector region.
Claim 3
Dependent Claim
23 words
The bipolar transistor according to claim 1 wherein the semiconductor substrate is a semi-insulating substrate of gallium arsenide being approximately 2.5 mm thick.
Claim 4
Dependent Claim
58 words
The bipolar transistor according to claim 1 wherein the collector further comprises a sub-collector contact layer being positioned on the substrate below the first collector layer, said sub-collector contact layer being a gallium arsenide layer approximately 6000 angstroms thick, and further being doped with n-type impurity atoms to a doping concentration of approximately 5×10 18 atoms/cm 3 .
Claim 5
Dependent Claim
37 words
The bipolar transistor according to claim 1 wherein the first collector layer is a gallium arsenide layer being approximately 7000 angstroms thick doped with n-type impurity atoms to a concentration of approximately 7.5×10 15 atoms/cm 3 .
Claim 6
Dependent Claim
37 words
The bipolar transistor according to claim 1 wherein the second collector layer is a gallium arsenide layer being approximately 3000 angstroms thick doped with n-type impurity atoms to a concentration of approximately 1×10 15 atoms/cm 3 .
Claim 7
Dependent Claim
38 words
The bipolar transistor according to claim 1 wherein the base layer is a gallium arsenide layer having a thickness of approximately 1400 angstroms doped with p-type impurity atoms to a concentration of approximately 1×10 19 atoms/cm 3 .
Claim 8
Dependent Claim
162 words
The bipolar transistor according to claim 1 wherein the emitter layer is a series of emitter layers including a first graded layer formed on the base layer, a wide-gap emitter layer formed on the first graded layer, a second graded layer formed on the wide-gap emitter layer, and an emitter contact layer formed on the second graded layer, wherein the first graded layer is aluminum gallium arsenide including graded aluminum having substantially no aluminum adjacent the base layer and approximately 30% aluminum adjacent the wide-gap emitter layer and having a thickness of approximately 300 angstroms, the wide-gap emitter layer is aluminum gallium arsenide having a thickness of approximately 1200 angstroms, the second graded layer is aluminum gallium arsenide including graded aluminum having substantially no aluminum adjacent the emitter contact layer and approximately 30% aluminum adjacent the wide-gap emitter layer and having a thickness of approximately 300 angstroms, and the emitter contact layer is gallium arsenide having a thickness of approximately 750 angstroms.
Claim 9
Dependent Claim
42 words
The bipolar transistor according to claim 1 further comprising a collector ohmic contact in contact with the collector layer, at least one base ohmic contact in contact with the base layer and an emitter ohmic contact in contact with the emitter layer.
Claim 10
Dependent Claim
160 words
A bipolar transistor comprising: a substrate; a collector layer including at least a first collector layer and a second collector layer in contact with each other, said first collector layer forming an intrinsic collector region and the combination of said first collector layer and said second collector layer forming an extrinsic collector region, wherein the intrinsic collector region is defined by a removed portion of the second collector layer such that the extrinsic collector region has a greater thickness than the intrinsic collector region, and wherein a surface of the first collector layer in contact with the second collector layer is substantially planar across the intrinsic and extrinsic collector regions and a surface of the second collector layer opposite to the first collector layer is substantially planar adjacent the removed portion of the second collector layer; a base layer formed over the intrinsic collector region and the extrinsic collector region; and an emitter layer formed over the intrinsic collector region.
Claim 11
Dependent Claim
160 words
A bipolar transistor comprising: a substrate; a collector layer including at least a first collector layer and a second collector layer in contact with each other, said first collector layer forming an intrinsic collector region and the combination of said first collector layer and said second collector layer forming an extrinsic collector region, wherein the intrinsic collector region is defined by a removed portion of the second collector layer such that the extrinsic collector region has a greater thickness than the intrinsic collector region, and wherein a surface of the first collector layer in contact with the second collector layer is substantially planar across the intrinsic and extrinsic collector regions and a surface of the second collector layer opposite to the first collector layer is substantially planar adjacent the removed portion of the second collector layer; a base layer formed over the intrinsic collector region and the extrinsic collector region; and an emitter layer formed over the intrinsic collector region.
References Cited (Backward Citations)
US4111720A
Cited
US5162243A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-14 | 2001-01-13 | 2001-07-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-14 | 2005-01-13 | 2005-07-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-14 | 2009-01-13 | 2009-07-15 | $7700.00 | Window Closed / Lapsed |