Patent US2691116A successfully refreshed from Google Patents.
US5638530A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Direct memory access scheme using memory with an integrated processor having communication with external devices
Assignee: Texas Instruments Inc
•
Filing: 1993-04-20
•
Granted: 1997-06-10
•
Expires: 2013-04-20
Abstract
Abstract A method and system are provided for improved processing between a host computer (200) and process logic (170). Data instructions are stored at multiple memory locations of a memory (150). The data are processed in response to instructions by the process logic (170), which is integrated with the memory (150) within a single integrated circuit. The memory locations are directly accessible without bus arbitration by the external device coupled to the single integrated circuit through an external interface (180), which controls the processing speed of the process logic (170).
Inventors
- 👤 Basavaraj I. Pawate
- 👤 Gene A. Frantz
- 👤 Rajan Chirayil
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 23:50
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/28; G06F15/00; G06F15/76; G06F15/78; G06F15/7839; G06F15/7842
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
133 words
A system for improved processing, comprising: a memory device, said memory device comprising, a memory for storing data and instructions at a plurality of memory locations; process logic integrated with said memory within a single integrated circuit for processing said data in response to said instructions; an external interface including a communication circuit coupled to said single integrated circuit so that said memory locations are directly accessible through said external interface by a first external device to said single integrated circuit; and said first external device being coupled to said external interface for directly accessing without bus arbitration said memory locations, said communication circuit being coupled to said external device so that said process logic can communicate with said external device, wherein said external device controls an operating speed of the process logic.
Claim 2
Independent Claim
133 words
A system for improved processing, comprising: a memory device, said memory device comprising, a memory for storing data and instructions at a plurality of memory locations; process logic integrated with said memory within a single integrated circuit for processing said data in response to said instructions; an external interface including a communication circuit coupled to said single integrated circuit so that said memory locations are directly accessible through said external interface by a first external device to said single integrated circuit; and said first external device being coupled to said external interface for directly accessing without bus arbitration said memory locations, said communication circuit being coupled to said external device so that said process logic can communicate with said external device, wherein said external device controls an operating speed of the process logic.
Claim 3
Independent Claim
100 words
A method of improved processing, comprising the steps of: storing data and instructions at a plurality of memory locations of a memory; processing said data in response to said instructions using process logic integrated with said memory within a single integrated circuit; directly accessing without bus arbitration said memory locations from a first external device coupled to said single integrated circuit through an external interface; and communicating between said process logic and said external device as said data is processed, wherein said method further includes a step of controlling an operation speed of the process logic by said external interface.
Claim 4
Independent Claim
100 words
A method of improved processing, comprising the steps of: storing data and instructions at a plurality of memory locations of a memory; processing said data in response to said instructions using process logic integrated with said memory within a single integrated circuit; directly accessing without bus arbitration said memory locations from a first external device coupled to said single integrated circuit through an external interface; and communicating between said process logic and said external device as said data is processed, wherein said method further includes a step of controlling an operation speed of the process logic by said external interface.
Claim 5
Independent Claim
109 words
A system for improved processing, comprising: a memory device, said memory device including a memory for storing data and instructions at a plurality of memory locations; process logic integrated with said memory within a single integrated circuit for processing said data in response to said instructions; an external interface for said single integrated circuit so that said memory locations are directly accessible through said external interface by a first external device not positioned on said single integrated circuit; and said first external device being coupled to said external interface for directly accessing without bus arbitration said memory locations, said external interface controlling an operating speed of said process logic.
Claim 6
Independent Claim
109 words
A system for improved processing, comprising: a memory device, said memory device including a memory for storing data and instructions at a plurality of memory locations; process logic integrated with said memory within a single integrated circuit for processing said data in response to said instructions; an external interface for said single integrated circuit so that said memory locations are directly accessible through said external interface by a first external device not positioned on said single integrated circuit; and said first external device being coupled to said external interface for directly accessing without bus arbitration said memory locations, said external interface controlling an operating speed of said process logic.
Claim 7
Independent Claim
133 words
A system for improved processing, comprising: a memory device, said memory device comprising, a memory for storing data and instructions at a plurality of memory locations; process logic integrated with said memory within a single integrated circuit for processing said data in response to said instructions, said single integrated circuit being positioned on a detachable card; an external interface coupled to said single integrated circuit so that said memory locations are directly accessible through said external interface by a first external device to said single integrated circuit; and said first external device being coupled to said external interface and not positioned on said single integrated circuit and not positioned on said detachable card for directly accessing without bus arbitration said memory locations, said external interface controlling the operating speed of said process logic.
Claim 8
Independent Claim
133 words
A system for improved processing, comprising: a memory device, said memory device comprising, a memory for storing data and instructions at a plurality of memory locations; process logic integrated with said memory within a single integrated circuit for processing said data in response to said instructions, said single integrated circuit being positioned on a detachable card; an external interface coupled to said single integrated circuit so that said memory locations are directly accessible through said external interface by a first external device to said single integrated circuit; and said first external device being coupled to said external interface and not positioned on said single integrated circuit and not positioned on said detachable card for directly accessing without bus arbitration said memory locations, said external interface controlling the operating speed of said process logic.
References Cited (Backward Citations)
US3648252A
Cited
US3970997A
Cited
US4296466A
Cited
US4313162A
Cited
US4722070A
Cited
US4722051A
Cited
US4905182A
Cited
US5125095A
Cited
US4841133A
Cited
US4968873A
Cited
US5164985A
Cited
US5025412A
Cited
US5077664A
Cited
US4888773A
Cited
US5097437A
Cited
US4987529A
Cited
US5038025A
Cited
US5319789A
Cited
US5191657A
Cited
US5404450A
Cited
US5218680A
Cited
US5255371A
Cited
US5204663A
Cited
US5241161A
Cited
US5295255A
Cited
US5379382A
Cited
US5291614A
Cited
US5333293A
Cited
US5283883A
Cited
US5319751A
Cited
US5412798A
Cited
US5321819A
Cited
US5349685A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-06-09 | 2000-12-09 | 2001-06-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-06-09 | 2004-12-09 | 2005-06-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-06-09 | 2008-12-09 | 2009-06-10 | $7700.00 | Window Closed / Lapsed |