US5638019A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Accurately generating precisely skewed clock signals
Assignee: International Business Machines Corp
•
Filing: 1995-11-17
•
Granted: 1997-06-10
•
Expires: 2015-11-17
Abstract
Abstract Systems and methods for accurately skewing periodic signals using a matching pair of voltage controlled delay lines, a frequency comparator, and a common control signal to the delay lines as generated by the frequency comparator. A feedback oscillation is established in a loop including one of the voltage controlled delay lines. The frequency comparator controls the frequency of the loop oscillation in direct proportion to a comparison between the oscillation frequency and a subharmonic of a base clock signal. The base clock signal is sent through the second voltage controlled delay line, which by matching of delay line characteristics and a common control signal introduces a clock period of skew or delay over the length of the second voltage controlled delay line. Taps to nodes in the succession of device stages making up the second voltage controlled delay line provides the clock signals with directly proportioned skews, the skews being defined by precise physical divisions of the delay line. The magnitude of the skew is thereby accurately controlled and precisely selected.
Inventors
- 👤 Richard F. Frankeny
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 12:40
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/0805; G; G06; G06F; G06F1/00; G06F1/04; G06F1/10; H03K; H03K5/00; H03K5/13; H03K5/133; H03L7/099; H03L7/0995; H03K2005/00013; H03K2005/00019; H03K2005/00026; H03K2005/00058; H03K2005/00071; H03K2005/00286
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
103 words
A system for generating a skewed clock signal, comprising: means for creating a feedback oscillation signal using a first controllable delay line; a second controllable delay line, fabricated to have substantially identical functional characteristics to the first controllable delay line, connected to receive a base clock signal; frequency comparator means for concurrently controlling delay in the first and second controllable delay lines in proportion to the difference between the frequency of the feedback oscillation signal and a subharmonic of the base clock signal; and means for tapping the base clock signal as skewed at an incremental position along the second controllable delay line.
Claim 2
Independent Claim
103 words
A system for generating a skewed clock signal, comprising: means for creating a feedback oscillation signal using a first controllable delay line; a second controllable delay line, fabricated to have substantially identical functional characteristics to the first controllable delay line, connected to receive a base clock signal; frequency comparator means for concurrently controlling delay in the first and second controllable delay lines in proportion to the difference between the frequency of the feedback oscillation signal and a subharmonic of the base clock signal; and means for tapping the base clock signal as skewed at an incremental position along the second controllable delay line.
Claim 3
Dependent Claim
23 words
The system recited in claim 1, wherein the frequency of the feedback oscillation signal is half the frequency of the base clock signal.
Claim 4
Dependent Claim
29 words
The system recited in claim 2, wherein the frequency comparator compares the feedback oscillation signal with the output of a frequency divider directly driven by the base clock signal.
Claim 5
Dependent Claim
36 words
The system recited in claim 2, wherein the means for tapping the base clock signal comprises at least one physical connection to a node between stages of multiple transistorized delay elements in the second delay line.
Claim 6
Independent Claim
103 words
A method for generating a skewed clock signal, comprising the steps of: creating a feedback oscillation signal using a first controllable delay line; providing a base clock signal to a second controllable delay line, the second controllable delay line being fabricated to have substantially identical functional characteristics to the first controllable delay line; concurrently controlling delay in the first and second controllable delay lines in proportion to the difference between the frequency of the feedback oscillation signal and a subharmonic of the base clock signal; and tapping the base clock signal as skewed at an incremental position along the second controllable delay line.
Claim 7
Independent Claim
103 words
A method for generating a skewed clock signal, comprising the steps of: creating a feedback oscillation signal using a first controllable delay line; providing a base clock signal to a second controllable delay line, the second controllable delay line being fabricated to have substantially identical functional characteristics to the first controllable delay line; concurrently controlling delay in the first and second controllable delay lines in proportion to the difference between the frequency of the feedback oscillation signal and a subharmonic of the base clock signal; and tapping the base clock signal as skewed at an incremental position along the second controllable delay line.
Claim 8
Dependent Claim
23 words
The method recited in claim 5, wherein the frequency of the feedback oscillation signal is half the frequency of the base clock signal.
Claim 9
Dependent Claim
33 words
The method recited in claim 6, wherein the concurrent control step is accomplished by comparing the feedback oscillation signal with the output of a frequency divider directly driven by the base clock signal.
Claim 10
Dependent Claim
29 words
The method recited in claim 6, wherein the tapping step is accomplished by connecting to a node between stages of multiple transistorized delay elements in the second delay line.
References Cited (Backward Citations)
US4147891A
Cited
US4680779A
Cited
US4755704A
Cited
US4868514A
Cited
US5043596A
Cited
US5087829A
Cited
US5216302A
Cited
US5237224A
Cited
US5148113A
Cited
US5144170A
Cited
US5298866A
Cited
US5355037A
Cited
US5432480A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-06-09 | 2000-12-09 | 2001-06-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-06-09 | 2004-12-09 | 2005-06-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-06-09 | 2008-12-09 | 2009-06-10 | $7700.00 | Window Closed / Lapsed |