Patent US5621690A successfully refreshed from Google Patents.
US5621690A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile memory blocking architecture and redundancy
Assignee: Intel Corp
•
Filing: 1995-04-28
•
Granted: 1997-04-15
•
Expires: 2015-04-28
Abstract
Abstract A nonvolatile memory includes a global line. A plurality of memory blocks and a redundant block are also included in the memory, each block having a plurality of local lines and a decoder for selectively connecting the global line to one of the local lines when the decoder is enabled and for isolating the local lines from the global line when the decoder is disabled. When one of the plurality of blocks is found to be a defective block, the defective block is replaced by the redundant block. Circuitry is provided for disabling the decoder of the defective block and enabling the decoder of the redundant block whenever the defective block is addressed.
Inventors
- 👤 Owen W. Jungroth
- 👤 Mark D. Winston
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:09
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/80; G11C29/808; G11C16/00; G11C16/02; G11C16/06; G11C16/08; G11C29/816; G11C29/82; G11C8/00; G11C8/12
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
128 words
A nonvolatile memory, comprising: (A) a global line; (B) a plurality of memory blocks and a redundant block, each comprising (i) a plurality of local lines; (ii) a decoder coupled to the global and local lines for selectively coupling the global line to one of the local lines in accordance with an address information when the decoder is enabled and for isolating the local lines from the global line when the decoder is disabled such that when one of the memory blocks is a defective block, the defective block does not affect the global line and can be replaced by the redundant block; (C) circuitry for disabling the decoder of the defective block and enabling the decoder of the redundant block only when the defective block is addressed.
Claim 2
Dependent Claim
128 words
A nonvolatile memory, comprising: (A) a global line; (B) a plurality of memory blocks and a redundant block, each comprising (i) a plurality of local lines; (ii) a decoder coupled to the global and local lines for selectively coupling the global line to one of the local lines in accordance with an address information when the decoder is enabled and for isolating the local lines from the global line when the decoder is disabled such that when one of the memory blocks is a defective block, the defective block does not affect the global line and can be replaced by the redundant block; (C) circuitry for disabling the decoder of the defective block and enabling the decoder of the redundant block only when the defective block is addressed.
Claim 3
Dependent Claim
41 words
The nonvolatile memory of claim 1, wherein each of the memory blocks and the redundant block further comprises memory cells that are electrically erasable and programmable, and each of the memory cells stores a plurality of data bits at one time.
Claim 4
Dependent Claim
17 words
The nonvolatile memory of claim 1, wherein the nonvolatile memory is an electrically programmable and erasable memory.
Claim 5
Dependent Claim
18 words
The nonvolatile memory of claim 1, wherein the nonvolatile memory is for use in a data processing system.
Claim 6
Dependent Claim
23 words
The nonvolatile memory of claim 1, wherein the global line is a global word line and the local lines are local word lines.
Claim 7
Dependent Claim
23 words
The nonvolatile memory of claim 1, wherein the global line is a global bit line and the local lines are local bit lines.
Claim 8
Dependent Claim
107 words
A nonvolatile memory, comprising: (A) a plurality of global lines, each being selected by an address of the nonvolatile memory; (B) a plurality of memory blocks and a redundant block, each comprising (i) a plurality of local lines; (ii) a plurality of select transistors, each for coupling one of the global lines to one of the plurality of local lines in accordance with a block select signal, wherein the redundant block can replace a defective block of the memory blocks; (C) circuitry for disabling the select transistors of the defective block and enabling the select transistors of the redundant block only when the defective block is addressed.
Claim 9
Dependent Claim
107 words
A nonvolatile memory, comprising: (A) a plurality of global lines, each being selected by an address of the nonvolatile memory; (B) a plurality of memory blocks and a redundant block, each comprising (i) a plurality of local lines; (ii) a plurality of select transistors, each for coupling one of the global lines to one of the plurality of local lines in accordance with a block select signal, wherein the redundant block can replace a defective block of the memory blocks; (C) circuitry for disabling the select transistors of the defective block and enabling the select transistors of the redundant block only when the defective block is addressed.
Claim 10
Dependent Claim
42 words
The nonvolatile memory of claim 7, wherein when the select transistors in one of the plurality of blocks are not switched on by the block select signal of that block, the local lines in that block are isolated from the global lines.
Claim 11
Dependent Claim
42 words
The nonvolatile memory of claim 7, wherein the each of the memory blocks and the redundant block further comprises memory cells that are electrically erasable and programmable, and each of the memory cells stores a plurality of data bits at one time.
Claim 12
Dependent Claim
17 words
The nonvolatile memory of claim 7, wherein the nonvolatile memory is an electrically programmable and erasable memory.
Claim 13
Dependent Claim
18 words
The nonvolatile memory of claim 7, wherein the nonvolatile memory is for use in a data processing system.
Claim 14
Dependent Claim
22 words
The nonvolatile memory of claim 7, wherein the global lines are global word lines and the local lines are local word lines.
Claim 15
Dependent Claim
22 words
The nonvolatile memory of claim 7, wherein the global lines are global bit lines and the local lines are local bit lines.
Claim 16
Dependent Claim
138 words
A nonvolatile memory, comprising: (A) a global line; (B) a plurality of blocks and a redundant block, each comprising (i) a plurality of local lines; (ii) a local decoder coupled to the global line and the local lines for decoding an address to connect a selected local line of the local lines to the global line when the local decoder is enabled by a block select signal and for isolating the local lines from the global line when the local decoder is disabled such that when one of the blocks is a defective block, the defective block does not affect the global line and can be replaced by the redundant block; (C) circuitry for disabling the local decoder of the defective block and enabling the local decoder of the redundant block only when the defective block is addressed.
Claim 17
Dependent Claim
138 words
A nonvolatile memory, comprising: (A) a global line; (B) a plurality of blocks and a redundant block, each comprising (i) a plurality of local lines; (ii) a local decoder coupled to the global line and the local lines for decoding an address to connect a selected local line of the local lines to the global line when the local decoder is enabled by a block select signal and for isolating the local lines from the global line when the local decoder is disabled such that when one of the blocks is a defective block, the defective block does not affect the global line and can be replaced by the redundant block; (C) circuitry for disabling the local decoder of the defective block and enabling the local decoder of the redundant block only when the defective block is addressed.
Claim 18
Dependent Claim
50 words
The nonvolatile memory of claim 14, wherein the local decoder of each of the blocks and the redundant block further comprising (i) a decoder coupled to receive the address; (ii) a plurality of logic circuits, each being coupled to the global line, one of the local lines, and the decoder.
Claim 19
Dependent Claim
23 words
The nonvolatile memory of claim 14, wherein the global line is a global word line and the local lines are local word lines.
Claim 20
Dependent Claim
23 words
The nonvolatile memory of claim 14, wherein the global line is a global bit line and the local lines are local bit lines.
References Cited (Backward Citations)
US4281398A
Cited
US4849943A
Cited
US4961164A
Cited
US4967399A
Cited
US4939696A
Cited
US4958326A
Cited
US4977538A
Cited
US5065364A
Cited
US5307316A
Cited
US5220528A
Cited
US5245570A
Cited
US5239505A
Cited
US5249158A
Cited
US5255217A
Cited
US5295101A
Cited
US5347484A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-14 | 2000-10-14 | 2001-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-14 | 2004-10-14 | 2005-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-14 | 2008-10-14 | 2009-04-15 | $7700.00 | Window Closed / Lapsed |