Patent US5619057A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5619057A Expired / Lapsed US ⏱️ 0.0 years remaining

Complex film overlying a substrate with defined work function

Assignee: Sony Corp
•
Filing: 1996-04-19
•
Granted: 1997-04-08
•
Expires: 2016-04-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a method and an apparatus for making devices with low barrier height. In fabricating an n-channel and p-channel devices, hemisphere grains, silicon crystal grains and metal silicide crystal grains are formed on a contact-hole or a gate electrode on an insulating film in each semiconductor element, so that it becomes possible to control the work function, to reduce the contact resistance, and to control the threshold voltage V th .

Inventors

  • 👤 Hiroshi Komatsu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 13:21
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/671; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D62/00; H10D62/80; H10D62/83; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D64/01125; H10D64/0113; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; H10D64/62; H10D64/661; H10D64/662; H10D64/663; H10D64/667; H10D64/668; H10D64/669; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/033; H10W20/047; H10W20/051; H10W20/052; H10W20/0526; H10W20/40; H10W20/41; H10W20/425

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 221 words
A MOS transistor, comprising: a semiconductor substrate having source and drain regions at a surface thereof; an insulating layer on the surface of said substrate overlying said source and drain regions and a channel region between said source and drain regions; a plurality of growth nuclei of a first conductive material in a defined region on said insulating layer overlying said channel region, a density of said growth nuclei being 40 pieces or more per 1 μm 2 ; a first thin film of said first conductive material grown on each of said growth nuclei to form a plurality of island-like regions in said defined region, said island-like regions comprising silicon selectively doped with an impurity; a second thin film of a second conductive material different than said first conductive material covering all of said island-like regions and also areas between said island-like regions, said second thin film comprising a silicide, and said second thin fill together with said island-like regions forming a complex film acting as a gate electrode; and a work function between said complex film and said substrate being defined by a total area of said island-like regions compared to a total area of said defined region above said channel region, said total area of said island-like regions being less than said total area in said defined region.
Claim 2
Dependent Claim 221 words
A MOS transistor, comprising: a semiconductor substrate having source and drain regions at a surface thereof; an insulating layer on the surface of said substrate overlying said source and drain regions and a channel region between said source and drain regions; a plurality of growth nuclei of a first conductive material in a defined region on said insulating layer overlying said channel region, a density of said growth nuclei being 40 pieces or more per 1 μm 2 ; a first thin film of said first conductive material grown on each of said growth nuclei to form a plurality of island-like regions in said defined region, said island-like regions comprising silicon selectively doped with an impurity; a second thin film of a second conductive material different than said first conductive material covering all of said island-like regions and also areas between said island-like regions, said second thin film comprising a silicide, and said second thin fill together with said island-like regions forming a complex film acting as a gate electrode; and a work function between said complex film and said substrate being defined by a total area of said island-like regions compared to a total area of said defined region above said channel region, said total area of said island-like regions being less than said total area in said defined region.
Claim 3
Dependent Claim 11 words
A transistor according to claim 1 wherein said substrate comprises silicon.
Claim 4
Dependent Claim 12 words
A transistor according to claim 1 wherein said silicide comprises tungsten silicide.
Claim 5
Dependent Claim 21 words
A transistor according to claim 1 wherein said growth nuclei and said thin film of first conductive material comprises a polysilicon.
Claim 6
Dependent Claim 460 words
An MOS transistor, comprising: a semiconductor substrate having source and drain regions at a surface thereof; an insulating layer on the surface of said substrate overlying said source and drain regions and a channel region between said source and drain regions; a plurality of growth nuclei of a first conductive material in a defined region on said insulating layer overlying said channel region, a density of said growth nuclei being 40 pieces or more per 1 μm 2 ; a first thin film of said first conductive material grown on each of said growth nuclei to form a plurality of island-like regions in said defined region, said island-like regions comprising silicon selectively doped with an impurity; a second thin film of a second conductive material different than said first conductive material covering all of said island-like regions and also areas between said island-like regions, said second thin film comprising a silicide, and said second thin film together with said island-like regions forming a complex film acting as a gate electrode; a work function between said complex film and said substrate being defined by a total area of said island-like regions compared to a total area of said defined region above said channel region, said total area of said island-like regions being less than said total area of said defined region; a contact hole through said insulating layer to said source region and another contact hole through said insulating layer to said drain region; a plurality of growth nuclei of a conductive material on said source region; a plurality of growth nuclei of a conductive material on said drain region; a third thin film of said conductive material grown on each of said growth nuclei on said source and drain regions to form a plurality of island-like regions on said source and drain regions; a fourth thin film of a conductive material different than the conductive material of the island-like regions overlying the source and drain regions, said conductive material of said fourth thin fill overlying said island-like regions and between said island-like regions in order to cover said source and drain regions respectively at said respective contact holes; said island-like regions and said fourth thin film on said source and drain regions forming respective complex films; and a work function between said complex films at said source and drain regions and said substrate being defined by the total area of said island-like regions respectively lying at said source and drain regions compared to a respective total area in said respective contact holes above said source and drain regions, said total area of said island-like regions respectively at said source and drain regions being less than the respective total area in said contact holes at said respective source and drain regions.
Claim 7
Dependent Claim 460 words
An MOS transistor, comprising: a semiconductor substrate having source and drain regions at a surface thereof; an insulating layer on the surface of said substrate overlying said source and drain regions and a channel region between said source and drain regions; a plurality of growth nuclei of a first conductive material in a defined region on said insulating layer overlying said channel region, a density of said growth nuclei being 40 pieces or more per 1 μm 2 ; a first thin film of said first conductive material grown on each of said growth nuclei to form a plurality of island-like regions in said defined region, said island-like regions comprising silicon selectively doped with an impurity; a second thin film of a second conductive material different than said first conductive material covering all of said island-like regions and also areas between said island-like regions, said second thin film comprising a silicide, and said second thin film together with said island-like regions forming a complex film acting as a gate electrode; a work function between said complex film and said substrate being defined by a total area of said island-like regions compared to a total area of said defined region above said channel region, said total area of said island-like regions being less than said total area of said defined region; a contact hole through said insulating layer to said source region and another contact hole through said insulating layer to said drain region; a plurality of growth nuclei of a conductive material on said source region; a plurality of growth nuclei of a conductive material on said drain region; a third thin film of said conductive material grown on each of said growth nuclei on said source and drain regions to form a plurality of island-like regions on said source and drain regions; a fourth thin film of a conductive material different than the conductive material of the island-like regions overlying the source and drain regions, said conductive material of said fourth thin fill overlying said island-like regions and between said island-like regions in order to cover said source and drain regions respectively at said respective contact holes; said island-like regions and said fourth thin film on said source and drain regions forming respective complex films; and a work function between said complex films at said source and drain regions and said substrate being defined by the total area of said island-like regions respectively lying at said source and drain regions compared to a respective total area in said respective contact holes above said source and drain regions, said total area of said island-like regions respectively at said source and drain regions being less than the respective total area in said contact holes at said respective source and drain regions.

References Cited (Backward Citations)

US3830657A Cited
US5084413A Cited
US5177569A Cited
JPH04364073A Cited
JPH05129630A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-04-07 2000-10-07 2001-04-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-04-07 2004-10-07 2005-04-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-04-07 2008-10-07 2009-04-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag